### **TDA8350Q**

#### **FEATURES**

- Few external components
- Highly efficient fully DC-coupled vertical output bridge circuit
- · Vertical flyback switch
- · Guard circuit
- · Protection against:
  - short-circuit of the output pins
  - short-circuit of the output pins to V<sub>P</sub>
- High EMC immunity due to common mode inputs
- Temperature (thermal) protection
- East-West output stage with one single conversion resistor.

#### **GENERAL DESCRIPTION**

The TDA8350Q is a power circuit for use in  $90^\circ$  and  $110^\circ$  colour deflection systems for field frequencies of 50 to 120 Hz. The circuit provides a DC driven vertical deflection output circuit, operating as a highly efficient class G system and an East-West driver for sinking the diode modulator current.

#### QUICK REFERENCE DATA

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
DC supply		•	•	-	-	1
V <sub>P</sub>	supply voltage		9	_	25	V
I <sub>P</sub>	quiescent current		-	30	_	mA
Vertical circu	iit		·			
I <sub>O(p-p)</sub>	output current (peak-to-peak value)		-	_	3	Α
I <sub>diff(p-p)</sub>	differential input current (peak-to-peak value)		-	600	_	μΑ
$V_{\text{diff}(p-p)}$	differential input voltage (peak-to-peak value)		-	1.5	1.8	V
Flyback swit	ch			•	•	•
I <sub>M</sub>	peak output current		_	_	±1.5	Α
V <sub>FB</sub>	flyback supply voltage		-	_	50	V
		note 1	-	_	60	V
East-West ar	nplifier		•	•	•	•
I <sub>O(sink)</sub>	output current (sink only)		-	_	500	mA
V <sub>O(sink)</sub>	peak output voltage	$I_{O(sink)} = 10 \mu A$	-	_	40	V
I <sub>bias</sub>	input bias current		-	_	1	μΑ
Thermal data	(in accordance with IEC 747-1)		-			
T <sub>stg</sub>	storage temperature		-65	_	150	°C
T <sub>amb</sub>	operating ambient temperature		-25	_	+75	°C
T <sub>vj</sub>	virtual junction temperature		-	_	150	°C

#### Note


1. A flyback supply voltage of >50 V up to 60 V is allowed in application. A 220 nF capacitor in series with a 22  $\Omega$  resistor (dependent on I<sub>O</sub> and the inductance of the coil) has to be connected between pin 7 and ground. The decoupling capacitor of V<sub>FB</sub> has to be connected between pin 8 and pin 4. This supply voltage line must have a resistance of 33  $\Omega$  (see application circuit Fig.5).

## TDA8350Q

### ORDERING INFORMATION

TYPE NUMBER		PACKAGE				
TIPE NOWIBER	NAME	DESCRIPTION	VERSION			
TDA8350Q	DBS13P	plastic DIL-bent-SIL power package; 13 leads (lead length 12 mm)	SOT141-6			


### **BLOCK DIAGRAM**



### TDA8350Q

#### **PINNING**

SYMBOL	PIN	DESCRIPTION
I <sub>drive(pos)</sub>	1	input power-stage (positive); includes I <sub>I(sb)</sub> signal bias
I <sub>drive(neg)</sub>	2	input power-stage (negative); includes I <sub>I(sb)</sub> signal bias
V <sub>I(fb)</sub>	3	feedback voltage input
$V_{P}$	4	supply voltage
V <sub>O(B)</sub>	5	output voltage B
n.c.	6	not connected
GND	7	ground
$V_{FB}$	8	flyback supply voltage
V <sub>O(A)</sub>	9	output voltage A
V <sub>O(guard)</sub>	10	guard output voltage
V <sub>O(sink)</sub>	11	East-West amplifier driver (sink) output voltage
I <sub>I(corr)</sub>	12	East-West amplifier input correction current (negative)
I <sub>I(set)</sub>	13	East-West amplifier set input current (positive)



#### **FUNCTIONAL DESCRIPTION**

The vertical driver circuit is a bridge configuration. The deflection coil is connected between the output amplifiers, which are driven in phase opposition. An external resistor (R<sub>M</sub>) connected in series with the deflection coil provides internal feed back information. The differential input circuit is voltage driven. The input circuit has been adapted to enable it to be used with the TDA9150, TDA9151B, TDA9160A, TDA9162, TDA8366 and TDA8367 which deliver symmetrical current signals. An external resistor (R<sub>CON</sub>) connected between the differential input determines the output current through the deflection coil. The relationship between the differential input current and the output current is defined by:  $I_{diff} \times R_{CON} = I_{(coil)} \times R_{M}$ . The output current is adjustable from 0.5 A (p-p) to 3 A (p-p) by varying  $R_{\mbox{\scriptsize M}}.$  The maximum input differential voltage is 1.8 V. In the application it is recommended that V<sub>diff</sub> = 1.5 V (typ). This is recommended because of the spread of input current and the spread in the value of R<sub>CON</sub>.

The flyback voltage is determined by an additional supply voltage  $V_{FB}$ . The principle of operating with two supply voltages (class G) makes it possible to fix the supply voltage  $V_{P}$  optimum for the scan voltage and the second supply voltage  $V_{FB}$  optimum for the flyback voltage. Using this method, very high efficiency is achieved.

The supply voltage  $V_{FB}$  is almost totally available as flyback voltage across the coil, this being possible due to the absence of a decoupling capacitor (not necessary, due to the bridge configuration). The output circuit is fully protected against the following:

- thermal protection
- short-circuit protection of the output pins (pins 5 and 9)
- short-circuit of the output pins to V<sub>P</sub>.

A guard circuit  $V_{O(guard)}$  is provided. The guard circuit is activated at the following conditions:

- · during flyback
- during various short-circuit possibilities at the output pins
- · during open loop
- when the thermal protection is activated.

This signal can be used for blanking the picture tube screen.

An East-West amplifier is also provided. This amplifier is an inverting amplifier which is current driven with sink current only capabilities.

TDA8350Q

#### LIMITING VALUES

In accordance with the Absolute Maximum Rating System (IEC 134).

SYMBOL	PARAMETER	CONDITIONS	MIN.	MAX.	UNIT
DC supply	-	•	<u>'</u>	•	
V <sub>P</sub>	supply voltage	non-operating	_	40	V
			_	25	٧
V <sub>FB</sub>	flyback supply voltage		_	50	٧
		note 1		60	V
Vertical circuit	•	·	•	•	•
Io	output current (peak-to-peak value)	note 2	-	3	Α
V <sub>O(A)</sub>	output voltage (pin 9)		_	52	V
		note 1		62	V
Flyback switch			•		
I <sub>M</sub>	peak output current		_	±1.5	Α
East-West ampl	ifier		•	•	•
V <sub>O(sink)</sub>	output voltage	$I_{O(sink)} = 10 \mu A$ ; note 3	_	40	V
I <sub>O(sink)</sub>	output current	$V_{O(sink)} = 2 \text{ V}; \text{ note } 3$	_	500	mA
Thermal data (ir	n accordance with IEC 747-1)		•		
T <sub>stg</sub>	storage temperature		-65	150	°C
T <sub>amb</sub>	operating ambient temperature		-25	+75	°C
T <sub>vj</sub>	virtual junction temperature		_	150	°C
R <sub>th vj-c</sub>	resistance v <sub>j</sub> -case		_	4	K/W
R <sub>th vj-a</sub>	resistance v <sub>j</sub> -ambient in free air		_	40	K/W
t <sub>sc</sub>	short-circuiting time	note 4	_	1	hr

#### **Notes**

- 1. A flyback supply voltage of >50 V up to 60 V is allowed in application. A 220 nF capacitor in series with a 22  $\Omega$  resistor (dependent on I<sub>O</sub> and the inductance of the coil) has to be connected between pin 7 and ground. The decoupling capacitor of V<sub>FB</sub> has to be connected between pin 8 and pin 4. This supply voltage line must have a resistance of 33  $\Omega$  (see application circuit Fig.5).
- 2.  $I_O$  maximum determined by current protection.
- 3. The operating area is limited by a straight line between the points  $V_{O(sink)} = 40 \text{ V}$ ;  $I_{O(sink)} = 10 \text{ }\mu\text{A}$  and  $V_{O(sink)} = 2 \text{ V}$ ;  $I_{O(sink)} = 500 \text{ mA}$ .
- 4. Up to  $V_p = 18 \text{ V}$ .

TDA8350Q

### **CHARACTERISTICS**

 $V_P = 17.5 \text{ V; } V_{FB} = 45 \text{ V; } V_{O(sink)} = 20 \text{ V; } f_i = 50 \text{ Hz; } I_{I(sb)} = 400 \text{ } \mu\text{A; } T_{amb} = 25^{\circ}\text{C; } measured in test circuit of Fig.3; } unless otherwise specified.$ 

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
DC supply			•	'		'
V <sub>P</sub>	operating supply voltage		9	_	25	V
V <sub>FB</sub>	flyback supply voltage		V <sub>p</sub>	_	50	V
		note 1	-	_	60	V
l <sub>P</sub>	supply current	no signal; no load	_	30	55	mA
Vertical cire	cuit					
Vo	output voltage swing (scan)	$I_{diff} = 0.6 \text{ mA (p-p)};$ $V_{diff} = 1.8 \text{ V (p-p)};$ $I_{O} = 3 \text{ A (p-p)}$	19.8	-	-	V
LE	linearity error	$I_O = 3 \text{ A (p-p)};$	_	1	2	%
		$I_O = 50 \text{ mA (p-p)}; \text{ note 2}$	-	1	2	%
V <sub>O</sub>	output voltage swing (flyback) V <sub>O(A)</sub> - V <sub>O(B)</sub>	$I_{diff} = 0.3 \text{ mA};$ $I_{O} = 1.5 \text{ A (M)}$	_	39	_	V
$V_{DF}$	forward voltage of the internal efficiency diode (V <sub>O(A)</sub> - V <sub>FB</sub> )	$I_{O} = -1.5 \text{ A (M)};$ $I_{diff} = 0.3 \text{ mA}$	-	_	1.5	V
I <sub>os</sub>	output offset current	$I_{diff} = 0;$ $I_{I(sb)} = 50 \text{ to } 500  \mu\text{A}$	-	_	30	mA
V <sub>os</sub>	offset voltage at the input of the feedback amplifier V <sub>I(fb)</sub> - V <sub>O(B)</sub>	$I_{diff} = 0;$ $I_{I(sb)} = 50 \text{ to } 500  \mu\text{A}$	-	-	18	mV
$\Delta V_{os}T$	output offset voltage as a function of temperature	I <sub>diff</sub> = 0;	-	-	72	μV/K
V <sub>O(A)</sub>	DC output voltage	I <sub>diff</sub> = 0; note 3	_	8	_	V
G <sub>v</sub>	open loop voltage gain (V <sub>9-5</sub> /V <sub>1-2</sub> )	notes 4 and 5	_	80	_	dB
	open loop voltage gain (V <sub>9-5</sub> /V <sub>3-5</sub> ; V <sub>1-2</sub> = 0)	note 4	-	80	-	dB
V <sub>R</sub>	voltage ratio V <sub>1-2</sub> /V <sub>3-5</sub>		_	0	_	dB
f <sub>res</sub>	frequency response (-3 dB)	note 6	-	40	_	Hz
Gı	current gain (I <sub>O</sub> /I <sub>diff</sub> )		_	5000	_	
$\Delta G_I T$	current gain drift as a function of temperature		-	-	10 <sup>-4</sup>	/K
I <sub>I(sb)</sub>	signal bias current		50	400	500	μΑ
I <sub>FB</sub>	flyback supply current	during scan	_	_	100	μΑ
PSRR	power supply ripple rejection	note 7	_	80	_	dB
V <sub>I(DC)</sub>	DC voltage at the input		_	2.7	_	V
V <sub>I(CM)</sub>	common mode input voltage	$I_{I(sb)} = 0$	0	_	1.6	V
I <sub>bias</sub>	input bias current	$I_{I(sb)} = 0$	_	0.1	0.5	μΑ
I <sub>O(CM)</sub>	common mode output current	$\Delta I_{I(sb)} = 300 \ \mu A \ (p-p);$ $f_i = 50 \ Hz; \ I_{diff} = 0$	_	0.2	_	mA

### TDA8350Q

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
East-West	amplifier	•	•			•
$V_{O(sink)}$	saturation voltage	$I_{O(sink)} = 500 \text{ mA};$ $I_{I(corr)} = 0 \mu\text{A}; \text{ note } 8$	-	2.0	2.5	V
G <sub>v</sub>	open loop voltage gain (V <sub>11</sub> /V <sub>12</sub> )		_	47	_	dB
f <sub>res</sub>	frequency response (-3 dB)		_	4000	_	Hz
LE	linearity error	V <sub>O(sink)</sub> = 3 V	_	_	1	%
		V <sub>O(sink)</sub> = 10 V; note 2	_	_	0.5	%
I <sub>bias</sub>	input bias current (pin 12)		_	_	2	μΑ
V <sub>I(DC)</sub>	DC input voltage		_	1	_	V
I <sub>set</sub>	offset voltage set current		_	1	_	mA
V <sub>13-7</sub>	maximum allowed voltage at pin 13		_	_	0.3	V
Guard circu	uit		•	<b>.</b>	<b>!</b>	<del>'</del>
Io	output current	not active; V <sub>O(guard)</sub> = 0 V	-	_	50	μА
	output current	active; V <sub>O(guard)</sub> = 4.5 V	1	-	2.5	mA
V <sub>O(guard)</sub>	output voltage	I <sub>O</sub> = 100 μA	_	_	5.5	V
	allowable voltage on pin 10	maximum leakage current = 10 μA	-	-	40	V

#### Notes


- 1. A flyback supply voltage of >50 V up to 60 V is allowed in application. A 220 nF capacitor in series with a 22  $\Omega$  resistor (dependent on I<sub>O</sub> and the inductance of the coil) has to be connected between pin 7 and ground. The decoupling capacitor of V<sub>FB</sub> has to be connected between pin 8 and pin 4. This supply voltage line must have a resistance of 33  $\Omega$  (see application circuit Fig.5).
- 2. The linearity error is measured without S-correction and based on the same measurement principle as performed on the screen. The measuring method is as follows:

Divide the output signal  $I_5$  -  $I_9$  ( $V_{RM}$ ) into 22 equal parts ranging from 1 to 22 inclusive. Measure the value of two succeeding parts called one block starting with part 2 and 3 (block 1) and ending with part 20 and 21 (block 10). Thus part 1 and 22 are unused. The equations for linearity error for adjacent blocks (LEAB) and not adjacent blocks (NAB) are given below;

$$LEAB = \frac{a_k - a_{(k+1)}}{a_{avg}} ; NAB = \frac{a_{max} - a_{min}}{a_{avg}}$$


- 3. Referenced to V<sub>P</sub>.
- 4. V values within formulae, relate to voltages at or between relative pin numbers, i.e.  $V_{9-5}/V_{1-2} = voltage$  value across pins 9 and 5 divided by voltage value across pins 1 and 2.
- 5.  $V_{3-5}$  AC short-circuited.
- 6. Frequency response  $V_{9-5}/V_{3-5}$  is equal to frequency response  $V_{9-5}/V_{1-2}$ .
- 7. At  $V_{(ripple)}$  = 500 mV eff; measured across  $R_M$ ;  $f_i$  = 50 Hz.
- 8. The output pin 11 requires a capacitor of minimum value 68 nF.

## TDA8350Q



### TDA8350Q

#### **APPLICATION INFORMATION**



### TDA8350Q

