## **FAIRCHILD** SEMICONDUCTOR

# **BSS123** N-Channel Logic Level Enhancement Mode Field Effect Transistor

## **General Description**

These N-Channel enhancement mode field effect transistors are produced using Fairchild's proprietary, high cell density, DMOS technology. These products have been designed to minimize on-state resistance while provide rugged, reliable, and fast switching performance. These products are particularly suited for low voltage, low current applications such as small servo motor control, power MOSFET gate drivers, and other switching applications.

## Features

- 0.17 A, 100 V.  $R_{DS(ON)}=$   $6\Omega$  @  $V_{GS}=10$  V  $R_{DS(ON)}=$   $10\Omega$  @  $V_{GS}=4.5$  V
- High density cell design for extremely low R<sub>DS(ON)</sub>
- Rugged and Reliable
- Compact industry standard SOT-23 surface mount package





## Absolute Maximum Ratings T<sub>A</sub>=25°C unless otherwise noted

Symbol	Parameter		Ratings	Units	
V <sub>DSS</sub>	Drain-Source	e Voltage		100	V
V <sub>GSS</sub>	Gate-Source	-Source Voltage ±20		V	
ID	Drain Currer	nt – Continuous	(Note 1)	0.17	A
		- Pulsed		0.68	
<b>&gt;</b> <sub>D</sub>	Maximum Po	ower Dissipation	(Note 1)	0.36	W
	Derate Abov	∕e 25°C		2.8	mW/°C
Γ <sub>J</sub> , T <sub>STG</sub>	Operating ar	nd Storage Junction 1	Temperature Range	-55 to +150	
ΓL	Maximum Lead Temperature for Soldering Purposes, 1/16" from Case for 10 Seconds		300		
Therma	I Charact	eristics			
R <sub>0JA</sub>	Thermal Resistance, Junction-to-Ambient (Note 1)			350	°C/W
	e Marking	g and Orderin Device	g Information Reel Size	Tape width	Quantity
Device		BSS123	7"	8mm	3000 units

©2003 Fairchild Semiconductor Corporation

**BSS123** 

Symbol	Parameter	Test Conditions	Min	Тур	Max	Units
Off Char	acteristics					
BV <sub>DSS</sub>	Drain–Source Breakdown Voltage	$V_{GS} = 0 V$ , $I_D = 250 \mu A$	100			V
<u>ΔBVdss</u> ΔTj	Breakdown Voltage Temperature Coefficient	$I_D$ = 250 µA,Referenced to 25°C		97		mV/°C
I <sub>DSS</sub>	Zero Gate Voltage Drain Current	$V_{\text{DS}} = 100 \text{ V},  V_{\text{GS}} = 0 \text{ V}$			1	μA
		$V_{DS} = 100 \text{ V}, V_{GS} = 0 \text{ V} \text{ T}_{J} = 125^{\circ}\text{C}$			60	μA
		$V_{\text{DS}} = 20 \text{ V}, \qquad V_{\text{GS}} = 0 \text{ V}$			10	nA
I <sub>GSS</sub>	Gate–Body Leakage.	$V_{GS}=\pm 20~V, ~~V_{DS}=0~V$			±50	nA
On Char	acteristics (Note 2)					
V <sub>GS(th)</sub>	Gate Threshold Voltage	$V_{DS} = V_{GS}$ , $I_D = 1 \text{ mA}$	0.8	1.7	2	V
$\frac{\Delta V_{GS(th)}}{\Delta T_J}$	Gate Threshold Voltage Temperature Coefficient	$I_D = 1 \text{ mA,Referenced to } 25^{\circ}\text{C}$		-2.7		mV/°C
R <sub>DS(on)</sub>	Static Drain–Source On–Resistance	$ \begin{array}{ll} V_{GS} = 10 \ V, & I_D = 0.17 \ A \\ V_{GS} = 4.5 \ V, & I_D = 0.17 \ A \\ V_{GS} = 10 \ V, \ I_D = 0.17 \ A, \ T_J = 125^\circ C \end{array} $		1.2 1.3 2.2	6 10 12	Ω
I <sub>D(on)</sub>	On–State Drain Current	$V_{GS} = 10 \text{ V}, \qquad V_{DS} = 5 \text{ V}$	0.68			А
<b>g</b> <sub>FS</sub>	Forward Transconductance	$V_{DS} = 10V$ , $I_{D} = 0.17 A$	0.08	0.8		S
Dvnamic	Characteristics					
C <sub>iss</sub>	Input Capacitance	$V_{DS} = 25 V$ , $V_{GS} = 0 V$ ,		73		pF
Coss	Output Capacitance	f = 1.0  MHz		7		pF
C <sub>rss</sub>	Reverse Transfer Capacitance	1		3.4		pF
R <sub>G</sub>	Gate Resistance	$V_{GS} = 15 \text{ mV}, \text{ f} = 1.0 \text{ MHz}$		2.2		Ω
Switchin	g Characteristics (Note 2)					
t <sub>d(on)</sub>	Turn–On Delay Time	$V_{DD} = 30 V$ , $I_D = 0.28 A$ ,		1.7	3.4	ns
tr	Turn–On Rise Time	$V_{GS} = 10 \text{ V}, \qquad R_{GEN} = 6 \Omega$		9	18	ns
t <sub>d(off)</sub>	Turn–Off Delay Time			17	31	ns
t <sub>f</sub>	Turn–Off Fall Time			2.4	5	ns
Qg	Total Gate Charge	$V_{DS} = 30 V$ , $I_D = 0.22 A$ ,		1.8	2.5	nC
Q <sub>gs</sub>	Gate–Source Charge	V <sub>GS</sub> = 10 V		0.2		nC
Q <sub>gd</sub>	Gate–Drain Charge	1		0.3		nC
	ource Diode Characteristics	and Maximum Ratings	1	1	11	
I <sub>s</sub>	Maximum Continuous Drain–Sourc				0.17	А
V <sub>SD</sub>	Drain–Source Diode Forward Voltage	$V_{GS} = 0 V$ , $I_S = 0.34 A$ (Note 2)		0.8	1.3	V
t <sub>rr</sub>	Diode Reverse Recovery Time	I <sub>F</sub> = 0.17 A,		11		nS
Q <sub>rr</sub>	Diode Reverse Recovery Charge	d <sub>iF</sub> /d <sub>t</sub> = 100 A/µs		3		nC

i N a) 350°C/W when mounted on a minimum pad..

Scale 1 : 1 on letter size paper

2. Pulse Test: Pulse Width  $\leq 300~\mu s,~\text{Duty}~\text{Cycle} \leq 2.0\%$ 



**BSS123** 



**BSS123** 

### TRADEMARKS

The following are registered and unregistered trademarks Fairchild Semiconductor owns or is authorized to use and is not intended to be an exhaustive list of all such trademarks.

ACEx™	FACT™	ImpliedDisconnect <sup>™</sup>	PACMAN™	SPM™
ActiveArray™	FACT Quiet Series™	ISOPLANAR™	POP™	Stealth™
Bottomless™	FAST®	LittleFET™	Power247™	SuperSOT™-3
CoolFET™	FASTr™	MicroFET™	PowerTrench®	SuperSOT™-6
CROSSVOLT™	FRFET™	MicroPak™	QFET™	SuperSOT™-8
DOME™	GlobalOptoisolator™	MICROWIRE™	QS™	SyncFET™
EcoSPARK™	GTO™	MSX™	QT Optoelectronics™	TinyLogic®
E <sup>2</sup> CMOS <sup>™</sup>	HiSeC™	MSXPro™	Quiet Series™	TruTranslation™
EnSigna™	I²C™	OCX™	RapidConfigure™	UHC™
Across the board	. Around the world.™	OCXPro™	RapidConnect™	UltraFET®
The Power Franc	hise™	<b>OPTOLOGIC</b> <sup>®</sup>	SILENT SWITCHER®	VCX™
Programmable A	ctive Droop™	OPTOPLANAR™	SMART START™	

#### DISCLAIMER

FAIRCHILD SEMICONDUCTOR RESERVES THE RIGHT TO MAKE CHANGES WITHOUT FURTHER NOTICE TO ANY PRODUCTS HEREIN TO IMPROVE RELIABILITY, FUNCTION OR DESIGN. FAIRCHILD DOES NOT ASSUME ANY LIABILITY ARISING OUT OF THE APPLICATION OR USE OF ANY PRODUCT OR CIRCUIT DESCRIBED HEREIN; NEITHER DOES IT CONVEY ANY LICENSE UNDER ITS PATENT RIGHTS, NOR THE RIGHTS OF OTHERS.

#### LIFE SUPPORT POLICY

FAIRCHILD'S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS WITHOUT THE EXPRESS WRITTEN APPROVAL OF FAIRCHILD SEMICONDUCTOR CORPORATION. As used herein:

1. Life support devices or systems are devices or systems which, (a) are intended for surgical implant into the body, or (b) support or sustain life, or (c) whose failure to perform when properly used in accordance with instructions for use provided in the labeling, can be reasonably expected to result in significant injury to the user.

2. A critical component is any component of a life support device or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness.

#### **PRODUCT STATUS DEFINITIONS**

**Definition of Terms** 

Datasheet Identification	Product Status	Definition
Advance Information	Formative or In Design	This datasheet contains the design specifications for product development. Specifications may change in any manner without notice.
Preliminary	First Production	This datasheet contains preliminary data, and supplementary data will be published at a later date. Fairchild Semiconductor reserves the right to make changes at any time without notice in order to improve design.
No Identification Needed	Full Production	This datasheet contains final specifications. Fairchild Semiconductor reserves the right to make changes at any time without notice in order to improve design.
Obsolete	Not In Production	This datasheet contains specifications on a product that has been discontinued by Fairchild semiconductor. The datasheet is printed for reference information only.