## LVDS Quad CMOS Differential Line Driver

#### Features

- >155.5 Mbps (77.7 MHz) switching rates
- High impedance LVDS outputs with power-off
- ±350 mV differential signaling
- Ultra low power dissipation
- 400 ps maximum differential skew (5V, 25°C)
- 3.5 ns maximum propagation delay
- Industrial operating temperature range
- Pin compatible with DS26C31, MB571 (PECL) and 41LG (PECL)
- Conforms to ANSI/TIA/EIA-644 LVDS standard
- Offered in narrow body SOIC package
- Fail-safe logic for floating inputs

### **Connection Diagram**

power state of 11 mW typical.

DS90C031B

**General Description** 



National Semiconductor

The DS90C031B is a quad CMOS differential line driver designed for applications requiring ultra low power dissipa-

tion and high data rates. The device is designed to support

data rates in excess of 155.5 Mbps (77.7 MHz) utilizing Low

The DS90C031B accepts TTL/CMOS input levels and trans-

lates them to low voltage (350 mV) differential output sig-

nals. In addition the driver supports a TRI-STATE function

that may be used to disable the output stage, disabling the

load current, and thus dropping the device to an ultra low idle

In addition, the DS90C031B provides power-off high imped-

ance LVDS outputs. This feature assures minimal loading effect on the LVDS bus lines when  $V_{CC}$  is not present. The DS90C031B and companion line receiver (DS90C032B) provide a new alternative to high power pseudo-ECL devices

for high speed point-to-point interface applications.

Voltage Differential Signaling (LVDS) technology.

## **Functional Diagram**



#### **Driver Truth Table**

Enables		Input	Out	puts
EN	EN*	D <sub>IN</sub>	D <sub>OUT+</sub>	D <sub>OUT-</sub>
L	Н	Х	Z	Z
All other combinati	ons	L	L	Н
of ENABLE inputs		Н	Н	L

### Absolute Maximum Ratings (Note 1)

If Military/Aerospace specified devices are required, please contact the National Semiconductor Sales Office/ . Distributors for availability and specifications.

Supply Voltage (V <sub>CC</sub> )	-0.3V to +6V
Input Voltage (D <sub>IN</sub> )	–0.3V to (V <sub>CC</sub> + 0.3V)
Enable Input Voltage (EN, EN*)	–0.3V to (V <sub>CC</sub> + 0.3V)
Output Voltage (D <sub>OUT+</sub> , D <sub>OUT-</sub> )	-0.3V to +5.8V
Short Circuit Duration	
(D <sub>OUT+</sub> , D <sub>OUT-</sub> )	Continuous
Maximum Package Power Dissi	pation @ +25°C
M Package	1068 mW
Derate M Package	8.5 mW/°C above +25°C
Storage Temperature Range	–65°C to +150°C
Lood Temporature Banga	
Lead Temperature Range	

Maximum Junction Temperature	+150°C
ESD Rating (Note 7)	
(HBM, 1.5 kΩ, 100 pF)	$\geq 2kV$
(EIAJ, 0 Ω, 200 pF)	$\geq 250V$

# Recommended Operating Conditions

	Min	Тур	Max	Units
Supply Voltage (V <sub>CC</sub> )	+4.5	+5.0	+5.5	V
Operating Free Air Temperature	e (T <sub>A</sub> )			
DS90C031BT	-40	+25	+85	°C

#### **Electrical Characteristics**

Over supply voltage and operating temperature ranges, unless otherwise specified. (Notes 2, 3)

Symbol	Parameter	Conditions	Pin	Min	Тур	Мах	Units
V <sub>OD1</sub>	Differential Output Voltage	$R_L = 100\Omega \ (Figure \ 1)$	D <sub>OUT-</sub> ,	250	345	450	mV
$\Delta V_{OD1}$	Change in Magnitude of		D <sub>OUT+</sub>		4	35	mV
	V <sub>OD1</sub> for Complementary						
	Output States						
Vos	Offset Voltage			1.10	1.25	1.35	V
$\Delta V_{OS}$	Change in Magnitude of $V_{OS}$				5	25	mV
	for Complementary Output						
	States						
V <sub>OH</sub>	Output Voltage High	$R_{L} = 100\Omega$			1.41	1.60	V
V <sub>OL</sub>	Output Voltage Low			0.90	1.07		V
V <sub>IH</sub>	Input Voltage High		D <sub>IN</sub> ,	2.0		V <sub>cc</sub>	V
VIL	Input Voltage Low		EN,	GND		0.8	V
I <sub>I</sub>	Input Current	$V_{IN} = V_{CC}$ , GND, 2.5V or 0.4V	EN*	-10	±1	+10	μA
V <sub>CL</sub>	Input Clamp Voltage	I <sub>CL</sub> = -18 mA		-1.5	-0.8		V
I <sub>os</sub>	Output Short Circuit Current	V <sub>OUT</sub> = 0V (Note 8)	D <sub>OUT-</sub> ,		-3.5	-5.0	mA
I <sub>oz</sub>	Output TRI-STATE Current	$EN = 0.8V$ and $EN^* = 2.0V$ ,	D <sub>OUT+</sub>	-10	±1	+10	μA
		$V_{OUT} = 0V \text{ or } V_{CC}$					
I <sub>OFF</sub>	Power - Off Leakage	$V_{O} = 0V \text{ or } 2.4V, V_{CC} = 0V \text{ or Open}$		-10	±1	+10	μA
I <sub>cc</sub>	No Load Supply Current	$D_{IN} = V_{CC}$ or GND	V <sub>cc</sub>		1.7	3.0	mA
	Drivers Enabled	D <sub>IN</sub> = 2.5V or 0.4V			4.0	6.5	mA
I <sub>CCL</sub>	Loaded Supply Current	$R_L = 100\Omega$ (all channels)			15.4	21.0	mA
	Drivers Enabled	$V_{IN} = V_{CC}$ or GND (all inputs)					
I <sub>ccz</sub>	No Load Supply Current	$D_{IN} = V_{CC}$ or GND			2.2	4.0	mA
	Drivers Disabled	$EN = GND, EN^* = V_{CC}$					

## Switching Characteristics $V_{CC}$ = +5.0V, $T_A$ = +25°C (Notes 3, 6, 9)

Symbol	Parameter	Conditions	Min	Тур	Max	Units
t <sub>PHLD</sub>	Differential Propagation Delay High to Low	$R_L = 100\Omega, C_L = 5 \text{ pF}$	1.0	2.0	3.0	ns
t <sub>PLHD</sub>	Differential Propagation Delay Low to High	(Figure 2 and Figure 3)	1.0	2.1	3.0	ns
t <sub>skD</sub>	Differential Skew  t <sub>PHLD</sub> - t <sub>PLHD</sub>		0	80	400	ps
t <sub>sĸ1</sub>	Channel-to-Channel Skew (Note 4)		0	300	600	ps

DS90C031B

#### Switching Characteristics (Continued)

 $V_{CC} = +5.0V, T_{A} = +25^{\circ}C$  (Notes 3, 6, 9)

Symbol	Parameter	Conditions	Min	Тур	Max	Units
t <sub>TLH</sub>	Rise Time			0.35	1.5	ns
t <sub>THL</sub>	Fall Time			0.35	1.5	ns
t <sub>PHZ</sub>	Disable Time High to Z	$R_{L} = 100\Omega, C_{L} = 5 \text{ pF}$		2.5	10	ns
t <sub>PLZ</sub>	Disable Time Low to Z	(Figure 4 and Figure 5)		2.5	10	ns
t <sub>PZH</sub>	Enable Time Z to High			2.5	10	ns
t <sub>PZL</sub>	Enable Time Z to Low			2.5	10	ns

#### **Switching Characteristics**

 $V_{CC} = +5.0V \pm 10\%$ ,  $T_A = -40^{\circ}C$  to  $+85^{\circ}C$  (Notes 3, 6, 9)

Symbol	Parameter	Conditions	Min	Тур	Max	Units
t <sub>PHLD</sub>	Differential Propagation Delay High to Low	$R_{L} = 100\Omega, C_{L} = 5 \text{ pF}$	0.5	2.0	3.5	ns
t <sub>PLHD</sub>	Differential Propagation Delay Low to High	(Figure 2 and Figure 3)	0.5	2.1	3.5	ns
t <sub>SKD</sub>	Differential Skew  t <sub>PHLD</sub> - t <sub>PLHD</sub>		0	80	900	ps
t <sub>SK1</sub>	Channel-to-Channel Skew (Note 4)		0	0.3	1.0	ns
t <sub>SK2</sub>	Chip to Chip Skew (Note 5)				3.0	ns
t <sub>TLH</sub>	Rise Time			0.35	2.0	ns
t <sub>THL</sub>	Fall Time			0.35	2.0	ns
t <sub>PHZ</sub>	Disable Time High to Z	$R_{L} = 100\Omega, C_{L} = 5 \text{ pF}$		2.5	15	ns
t <sub>PLZ</sub>	Disable Time Low to Z	(Figure 4 and Figure 5)		2.5	15	ns
t <sub>PZH</sub>	Enable Time Z to High	7		2.5	15	ns
t <sub>PZL</sub>	Enable Time Z to Low			2.5	15	ns

Note 1: "Absolute Maximum Ratings" are those values beyond which the safety of the device cannot be guaranteed. They are not meant to imply that the devices should be operated at these limits. The table of "Electrical Characteristics" specifies conditions of device operation.

Note 2: Current into device pins is defined as positive. Current out of device pins is defined as negative. All voltages are referenced to ground except:  $V_{OD1}$  and  $\Delta V_{OD1}$ .

**Note 3:** All typicals are given for:  $V_{CC} = +5.0V$ ,  $T_A = +25^{\circ}C$ .

Note 4: Channel-to-Channel Skew is defined as the difference between the propagation delay of the channel and the other channels in the same chip with an event on the inputs.

Note 5: Chip to Chip Skew is defined as the difference between the minimum and maximum specified differential propagation delays.

Note 6: Generator waveform for all tests unless otherwise specified: f = 1 MHz,  $Z_0 = 50\Omega$ ,  $t_r \le 6$  ns, and  $t_f \le 6$  ns.

Note 7: ESD Ratings:

HBM (1.5 k $\Omega$ , 100 pF)  $\ge 2kV$ 

EIAJ (0 $\Omega$ , 200 pF)  $\ge$  250V

Note 8: Output short circuit current ( $I_{OS}$ ) is specified as magnitude only, minus sign indicates direction only.

Note 9:  $C_L$  includes probe and jig capacitance.

#### **Parameter Measurement Information**



FIGURE 1. Driver  $V_{\text{OD}}$  and  $V_{\text{OS}}$  Test Circuit

#### Parameter Measurement Information (Continued)



FIGURE 2. Driver Propagation Delay and Transition Time Test Circuit



FIGURE 3. Driver Propagation Delay and Transition Time Waveforms



FIGURE 4. Driver TRI-STATE Delay Test Circuit





5

#### **Applications Information**

LVDS drivers and receivers are intended to be primarily used in an uncomplicated point-to-point configuration as is shown in Figure 6. This configuration provides a clean signaling environment for the quick edge rates of the drivers. The receiver is connected to the driver through a balanced media which may be a standard twisted pair cable, a parallel pair cable, or simply PCB traces. Typically, the characteristic impedance of the media is in the range of  $100\Omega$ . A termination resistor of  $100\Omega$  should be selected to match the media. and is located as close to the receiver input pins as possible. The termination resistor converts the current sourced by the driver into a voltage that is detected by the receiver. Other configurations are possible such as a multi-receiver configuration, but the effects of a mid-stream connector(s), cable stub(s), and other impedance discontinuities as well as ground shifting, noise margin limits, and total termination loading must be taken into account.

The DS90C031B differential line driver is a balanced current source design. A current mode driver, generally speaking has a high output impedance and supplies a constant current for a range of loads (a voltage mode driver on the other hand supplies a constant voltage for a range of loads). Current is switched through the load in one direction to produce a logic state and in the other direction to produce the other logic state. The typical output current is a mere 3.4 mA with a minimum of 2.5 mA, and a maximum of 4.5 mA. The current mode **requires** (as discussed above) that a resistive termination be employed to terminate the signal and to complete the loop as shown in *Figure 6*. AC or unterminated configurations are not allowed. The 3.4 mA loop current will develop a differential voltage of 340 mV across the 100 $\Omega$  termination resistor which the receiver detects with a 240 mV minimum differential noise margin neglecting resistive line losses (driven signal minus receiver threshold (340 mV – 100 mV = 240 mV). The signal is centered around +1.2V (Driver Offset, V<sub>OS</sub>) with respect to ground as shown in *Figure 7*. Note that the steady-state voltage (V<sub>SS</sub>) peak-to-peak swing is twice the differential voltage (V<sub>OD</sub>) and is typically 680 mV.

The current mode driver provides substantial benefits over voltage mode drivers, such as an RS-422 driver. Its quiescent current remains relatively flat versus switching frequency. Whereas the RS-422 voltage mode driver increases exponentially in most case between 20 MHz–50 MHz. This is due to the overlap current that flows between the rails of the device when the internal gates switch. Whereas the current mode driver switches a fixed current between its output without any substantial overlap current. This is similar DS90C031B

#### Applications Information (Continued)

to some ECL and PECL devices, but without the heavy static I<sub>CC</sub> requirements of the ECL/PECL designs. LVDS requires > 80% less current than similar PECL devices. AC specifications for the driver are a tenfold improvement over other existing RS-422 drivers.

The fail-safe circuitry guarantees that the outputs are enabled and at a logic '0' (the true output is low and the complement output is high) when the inputs are floating.

The TRI-STATE function allows the driver outputs to be disabled, thus obtaining an even lower power state when the transmission of data is not required.

The footprint of the DS90C031B is the same as the industry standard 26LS31 Quad Differential (RS-422) Driver.

The DS90C031B is electrically similar to the DS90C031, but differs by supporting high impedance LVDS outputs under power-off condition. This allows for multiple or redundant drivers to be used in certain applications. The DS90C031B is offered in a space saving narrow SOIC (150 mil.) package. For additional LVDS application information, please refer to National's LVDS Owner's Manual available through National's website www.national.com/appinfo/lvds.



#### FIGURE 7. Driver Output Levels

#### **Pin Descriptions**

Pin No.	Name	Description
1, 7, 9, 15	D <sub>IN</sub>	Driver input pin, TTL/CMOS compatible
2, 6, 10, 14	D <sub>OUT+</sub>	Non-inverting driver output pin, LVDS levels
3, 5, 11, 13	D <sub>OUT-</sub>	Inverting driver output pin, LVDS levels
4	EN	Active high enable pin, OR-ed with EN*
12	EN*	Active low enable pin, OR-ed with EN
16	V <sub>cc</sub>	Power supply pin, +5V ± 10%
8	GND	Ground pin

#### **Ordering Information**

Operating Temperature	Package Type/ Number	Order Number
–40°C to +85°C	SOP/M16A	DS90C031BTM

#### Typical Performance Characteristics



# DS90C031B











5.25

5.25

5.5

10098931

5.5

10098929



unless otherwise noted



NS Package Number M16A

#### LIFE SUPPORT POLICY

NATIONAL'S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS WITHOUT THE EXPRESS WRITTEN APPROVAL OF THE PRESIDENT AND GENERAL COUNSEL OF NATIONAL SEMICONDUCTOR CORPORATION. As used herein:

- Life support devices or systems are devices or systems which, (a) are intended for surgical implant into the body, or (b) support or sustain life, and whose failure to perform when properly used in accordance with instructions for use provided in the labeling, can be reasonably expected to result in a significant injury to the user.
- 2. A critical component is any component of a life support device or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness.

National Semiconductor

Japan Ltd. Tel: 81-3-5639-7560 Fax: 81-3-5639-7507

National Ser	niconductor	National Semiconductor	National Semiconductor
Corporation		Europe	Asia Pacific Customer
Americas		Fax: +49 (0) 180-530 85 86	Response Group
Email: suppo	rt@nsc.com	Email: europe.support@nsc.com	Tel: 65-2544466
		Deutsch Tel: +49 (0) 69 9508 6208	Fax: 65-2504466
		English Tel: +44 (0) 870 24 0 2171	Email: ap.support@nsc.com
/ww.national.com		Français Tel: +33 (0) 1 41 91 8790	

National does not assume any responsibility for use of any circuitry described, no circuit patent licenses are implied and National reserves the right at any time without notice to change said circuitry and specifications.