4.5 µs

19 mA

-40°C to 85°C



LPV7215 Micropower, CMOS Input, RRIO, 1.8V, Push-Pull Output **Comparator General Description**

The LPV7215 is an ultra low-power comparator with a typical power supply current of 580 nA. It has the best-in-class power supply current versus propagation delay performance available among National's low-power comparators. The propagation delay is as low as 4.5 microseconds with 100 mV overdrive at 1.8V supply.

Designed to operate over a wide range of supply voltages, from 1.8V to 5.5V, with guaranteed operation at 1.8V, 2.7V and 5.0V, the LPV7215 is ideal for use in a variety of batterypowered applications. With rail-to-rail common mode voltage range, the LPV7215 is well suited for single-supply operation.

Featuring a push-pull output stage, the LPV7215 allows for operation with absolute minimum power consumption when driving any capacitive or resistive load.

Available in a choice of space-saving packages, the LPV7215 is ideal for use in handheld electronics and mobile phone applications. The LPV7215 is manufactured with National's advanced VIP50 process.

Features

(For V⁺ = 1.8V, typical unless otherwise noted)

- Ultra low power consumption 580 nA 1.8V to 5.5V
- Wide supply voltage range
- Propagation delay
- Push-Pull output current drive @ 5V
 - Temperature range
- Rail-to-rail input
- Tiny SOT23-5 and SC70-5 packages

Applications

- RC timers
- Window detectors
- IR receiver
- Multivibrators
- Alarm and monitoring circuits





Propagation Delay vs. Overdrive

DS201236 © 2006 National Semiconductor Corporation

Absolute Maximum Ratings (Note 1)

If Military/Aerospace specified devices are required, please contact the National Semiconductor Sales Office/ Distributors for availability and specifications.

ESD Tolerance (Note 2)	
Human Body Model	2000V
Machine Model	200V
V _{IN} Differential	±2.5V
Supply Voltage (V ⁺ - V ⁻)	6V
Voltage at Input/Output pins	V^+ +0.3V, V^- -0.3V
Storage Temperature Range	–65°C to +150°C
Junction Temperature (Note 3)	+150°C

Soldering Information	
Infrared or Convection (20 sec)	235°C
Wave Soldering Lead Temp. (10 sec)	260°C
Operating Ratings (Note 1)	

Temperature Range (Note 3)	–40°C to 85°C
Supply Voltage (V ⁺ - V ⁻)	1.8V to 5.5V
Package Thermal Resistance (θ_{JA} (Note 3))	
5-Pin SC70	456°C/W
5-Pin SOT23	234°C/W

1.8V Electrical Characteristics (Note 8)

Unless otherwise specified, all limits are guaranteed for $T_A = 25^{\circ}C$, $V^+ = 1.8V$, $V^- = 0V$, and $V_{CM} = V^+/2$, $V_O = V^-$. Boldface limits apply at the temperature extremes.

Symbol	Parameter	Conditi	ons	Min	Тур	Max	Unite
				(Note 5)	(Note 4)	(Note 5)	
s	Supply Current	$V_{CM} = 0.3V$			580	750	
						825	nA
		$V_{CM} = 1.5V$			790	980	ПА
						1050	
Vos	Input Offset Voltage	SC70 Package	$V_{CM} = 0V$		±0.3	±2.8	
						±3.5	
			$V_{CM} = 1.8V$		±0.4	±2.2	
						±2.9	mV
		SOT23 Package	$V_{CM} = 0V$			±3.2	IIIV
						±3.9	
			$V_{CM} = 1.8V$			±2.5	
						±3.2	
TCV _{os}	Input Offset Average Drift	(Note 7)			±1		μV/C
I _B	Input Bias Current (Note 6)	$V_{CM} = 1.6V$			-40		fA
l _{os}	Input Offset Current				10		fA
CMRR	Common Mode Rejection Ratio	V _{CM} Stepped from 0V to 0.7V V _{CM} Stepped from 1.2V to 1.8V		66	88		
				65			
				68	87		dB
				65			uD
		V _{CM} Stepped from	V _{CM} Stepped from 0V to 1.8V		77		
				55			
PSRR	Power Supply Rejection Ratio	$V^+ = 1.8V$ to 5.5V,	$V_{CM} = 0V$	66	82		dB
				63			
CMVR	Input Common-Mode Voltage Range	CMRR ≥ 55 dB		-0.1		1.9	V
A _V	Voltage Gain				120		dB
Vo	Output Swing High	I _O = 500 μA		1.63	1.69		
				1.60			V
		I _O = 1 mA		1.46	1.60		v
				1.40			
	Output Swing Low	I _O = -500 μA			88	180	
						210	mV
		$I_{O} = -1 \text{ mA}$			180	310	111V
						370	

1.8V Electrical Characteristics (Note 8) (Continued)

Unless otherwise specified, all limits are guaranteed for $T_A = 25^{\circ}C$, $V^+ = 1.8V$, $V^- = 0V$, and $V_{CM} = V^+/2$, $V_O = V^-$. Boldface limits apply at the temperature extremes.

Symbol	Parameter	Conditions	Min	Тур	Max	Units
			(Note 5)	(Note 4)	(Note 5)	
I _{OUT}	Output Current	Source	1.75	2.26		
		$V_{O} = V^{+}/2$	1.5			
		Sink	2.35	3.1	1	mA
		$V_{O} = V^{+}/2$	1.75			
	Propagation Delay	Overdrive = 10 mV		13		
	(High to Low)	Overdrive = 100 mV		4.5	6.5	μs
					8	
	Propagation Delay	Overdrive = 10 mV		12.5		
	(Low to High)	Overdrive = 100 mV		6.6	9	μs
					10.5	
t _{rise}	Rise Time	Overdrive = 10 mV		80		
		$C_L = 30 \text{ pF}, \text{ R}_L = 1 \text{ M}\Omega$				
		Overdrive = 100 mV		75		ns
		$C_L = 30 \text{ pF}, \text{ R}_L = 1 \text{ M}\Omega$				
t _{fall}	Fall Time	Overdrive = 10 mV		70		
		$C_L = 30 \text{ pF}, \text{ R}_L = 1 \text{ M}\Omega$				20
		Overdrive = 100 mV		65		ns
		$C_L = 30 \text{ pF}, \text{ R}_L = 1 \text{ M}\Omega$				

2.7V Electrical Characteristics (Note 8)

Unless otherwise specified, all limits are guaranteed for $T_A = 25^{\circ}C$, $V^+ = 2.7V$, $V^- = 0V$, and $V_{CM} = V^+/2$, $V_O = V^-$. Boldface limits apply at the temperature extremes.

Symbol	Parameter	Conditi	ons	Min	Тур	Мах	Units
				(Note 5)	(Note 4)	(Note 5)	
ls	Supply Current	$V_{CM} = 0.3V$ $V_{CM} = 2.4V$			605	780	
						860	nA
					815	1010	ПА
						1090	
Vos	Input Offset Voltage	SC70 Package	$V_{CM} = 0V$		±0.3	±2.8	
						±3.5	
			$V_{CM} = 2.7V$		±0.3	±2.2	
						±2.9	mV
		SOT23 Package	$V_{CM} = 0V$			±3.2	IIIV
						±3.9	
			$V_{CM} = 2.7V$			±2.5	
						±3.2	
TCVos	Input Offset Average Drift	(Note 7)			±1		μV/C
I _B	Input Bias Current (Note 6)	$V_{CM} = 1.8V$			-40		fA
l _{os}	Input Offset Current				20		fA
CMRR	Common Mode Rejection Ratio	V _{CM} Stepped from	0V to 1.6V	72	90		
				69			
		V _{CM} Stepped from	2.1V to 2.7V	71	94		dD
				66			dB
		V _{CM} Stepped from	0V to 2.7V	59	80		
				58			
PSRR	Power Supply Rejection Ratio	V ⁺ = 1.8V to 5.5V,	$V_{CM} = 0V$	66	82		dD
				63			dB
CMVR	Input Common-Mode Voltage Range	CMRR ≥ 55 dB		-0.1		2.8	V

2.7V Electrical Characteristics (Note 8) (Continued)

Unless otherwise specified, all limits are guaranteed for $T_A = 25^{\circ}C$, $V^+ = 2.7V$, $V^- = 0V$, and $V_{CM} = V^+/2$, $V_O = V^-$. **Boldface** limits apply at the temperature extremes.

Symbol	Parameter	Conditions	Min (Note 5)	Typ (Note 4)	Max (Note 5)	Units
A _V	Voltage Gain			120		dB
Vo	Output Swing High	I _O = 500 μA	2.57 2.55	2.62		
		$I_{O} = 1 \text{ mA}$	2.47 2.43	2.53		V
	Output Swing Low	I _O = -500 μA		60	130 160	
		$I_{O} = -1 \text{ mA}$		120	250 300	— mV
I _{OUT} Outpu	Output Current	Source V _O = V ⁺ /2	4.5 3.8	5.7		mA
		Sink $V_{O} = V^{+}/2$	5.6 4	7.5		ША
	Propagation Delay	Overdrive = 10 mV		14.5		
	(High to Low)	Overdrive = 100 mV		5.8	8.5 9.5	
	Propagation Delay	Overdrive = 10 mV		15		μs
	(Low to High)	Overdrive = 100 mV		7.5	10 11	
t _{rise}	Rise Time	Overdrive = 10 mV C_L = 30 pF, R_L = 1 M Ω		90		
		Overdrive = 100 mV C _L = 30 pF, R _L = 1 M Ω		85		ns
t _{fall}	Fall Time	Overdrive = 10 mV C_L = 30 pF, R_L = 1 M Ω		85		
		Overdrive = 100 mV C _L = 30 pF, R _L = 1 M Ω		75		ns

5V Electrical Characteristics (Note 8)

Unless otherwise specified, all limits are guaranteed for $T_A = 25^{\circ}C$, $V^+ = 5V$, $V^- = 0V$, and $V_{CM} = V^+/2$, $V_O = V^-$. Boldface limits apply at the temperature extremes.

Symbol	Parameter	Conditi	ons	Min	Тур	Max	Units
				(Note 5)	(Note 4)	(Note 5)	
s	Supply Current	$V_{CM} = 0.3V$			612	790	
						970	n A
		$V_{CM} = 4.7V$			825	1030	nA
						1230	
V _{os}	Input Offset Voltage	SC70 Package	$V_{CM} = 0V$		±0.3	±3	
						±3.7	
			$V_{CM} = 5V$			±2.3	
						±3.0	mV
		SOT23 Package	$V_{CM} = 0V$			±3.4	IIIV
						±4.1	
			$V_{CM} = 5V$			±2.6	
						±3.3	
TCV _{os}	Input Offset Average Drift	(Note 7)			±1		μV/C
в	Input Bias Current (Note 6)	$V_{CM} = 4.5V$			-400		fA
os	Input Offset Current				20		fA

5V Electrical Characteristics (Note 8) (Continued)

Unless otherwise specified, all limits are guaranteed for $T_A = 25^{\circ}C$, $V^+ = 5V$, $V^- = 0V$, and $V_{CM} = V^+/2$, $V_O = V^-$. **Boldface** limits apply at the temperature extremes.

LPV7215

Symbol	Parameter	Conditions	Min	Тур	Max	Units
			(Note 5)	(Note 4)	(Note 5)	
CMRR	Common Mode Rejection Ratio	V _{CM} Stepped from 0V to 3.9V	72	98		
			69			
		V _{CM} Stepped from 4.4V to 5V	73	92		dB
			70			uВ
		$V_{\rm CM}$ Stepped from 0V to 5V	64	82		
			63			
PSRR	Power Supply Rejection Ratio	$V^{+} = 1.8V$ to 5.5V, $V_{CM} = 0V$	66	82		dB
			63			uD
CMVR	Input Common-Mode Voltage Range	CMRR ≥ 55 dB	-0.1		5.1	V
A _V	Voltage Gain			120		dB
Vo	Output Swing High	I _O = 500 μA	4.9	4.94		
			4.88			V
		$I_{O} = 1 \text{ mA}$	4.82	4.89		v
			4.79			
	Output Swing Low	I _O = -500 μA		43	90	
					110	mV
		$I_{O} = -1 \text{ mA}$		88	170	111 V
					200	
I _{OUT}	Output Current	Source	13.0	17		
		$V_{O} = V^{+}/2$	9.0			mA
		Sink	14.5	19		111/ (
		$V_{\rm O} = V^{+}/2$	10.5			
	Propagation Delay	Overdrive = 10 mV		18		μs
	(High to Low)	Overdrive = 100 mV		7.7	13.5	
					15	
	Propagation Delay	Overdrive = 10 mV		30		μs
	(Low to High)	Overdrive = 100 mV		12	15	
					17.5	
t _{rise}	Rise Time	Overdrive = 10 mV		100		
		$C_L = 30 \text{ pF}, \text{ R}_L = 1 \text{ M}\Omega$				ns
		Overdrive = 100 mV		100		113
		$C_L = 30 \text{ pF}, \text{ R}_L = 1 \text{ M}\Omega$				
t _{fall}	Fall Time	Overdrive = 10 mV		115		
		$C_L = 30 \text{ pF}, \text{ R}_L = 1 \text{ M}\Omega$				ns
		Overdrive = 100 mV		95		119
		$C_L = 30 \text{ pF}, R_L = 1 \text{ M}\Omega$				

Note 1: Absolute Maximum Ratings indicate limits beyond which damage to the device may occur. Operating Ratings indicate conditions for which the device is intended to be functional, but specific performance is not guaranteed. For guaranteed specifications and the test conditions, see the Electrical Characteristics Tables. Note 2: Human Body Model, applicable std. MIL-STD-883, Method 3015.7. Machine Model, applicable std. JESD22-A115-A (ESD MM std. of JEDEC) Field-Induced Charge-Device Model, applicable std. JESD22-C101-C (ESD FICDM std. of JEDEC).

Note 3: The maximum power dissipation is a function of $T_{J(MAX)}$, θ_{JA} . The maximum allowable power dissipation at any ambient temperature is $P_D = (T_{J(MAX)} - T_A)/\theta_{JA}$. All numbers apply for packages soldered directly onto a PC board.

Note 4: Typical values represent the most likely parametric norm as determined at the time of characterization. Actual typical values may vary over time and will also depend on the application and configuration. The typical values are not tested and are not guaranteed on shipped production material.

Note 5: Limits are 100% production tested at 25°C. Limits over the operating temperature range are guaranteed through correlations using statistical quality control (SQC) method.

Note 6: Positive current corresponds to current flowing into the device.

Note 7: Offset voltage average drift determined by dividing the change in V_{OS} at temperature extremes into the total temperature change.

Note 8: Electrical table values apply only for factory testing conditions at the temperature indicated. Factory testing conditions result in very limited self-heating of the device.

Connection Diagram



Ordering Information

Package	Part Number	Package Marking	Transport Media	NSC Drawing
5-Pin SOT-23	LPV7215MF	C30A	1k Units Tape and Reel	MF05A
5-PIN 501-23	LPV7215MFX	- C30A	3k Units Tape and Reel	NIFUSA
5-Pin SC70	LPV7215MG	C37	1k Units Tape and Reel	MAA05A
5-PIN 5070	LPV7215MGX	037	3k Units Tape and Reel	IVIAAUSA

Simplified Schematic Diagram



Typical Performance Characteristics At $T_J = 25$ °C. Unless otherwise specified.



Supply Current vs. Supply Voltage



Supply Current vs. Common Mode Input



Sinking Current vs. Supply Voltage



Supply Current vs. Common Mode Input



Supply Current vs. Common Mode Input



Sourcing Current vs. Supply Voltage





Typical Performance Characteristics At T_J = 25°C. Unless otherwise specified. (Continued)

Propagation Delay vs. Supply Voltage









40°C

OVERDRIVE (mV)

5 \ 0



www.national.com



Typical Performance Characteristics At T_J = 25°C. Unless otherwise specified. (Continued)





20123625





Propagation Delay vs. Common Mode Input



Propagation Delay vs. Common Mode Input



Offset Voltage vs. Common Mode Input



www.national.com

Application Information

Low supply current and fast propagation delay distinguish the LPV7215 from other low power comparators.

INPUT STAGE

The LPV7215 has rail-to-rail input common mode voltage range. It can operate at any differential input voltage within this limit as long as the differential voltage is greater than zero. A differential input of zero volts may result in oscillation.

The differential input stage of the comparator is a pair of PMOS and NMOS transistors, therefore, no current flows into the device. The input bias current measured is the leakage current in the MOS transistors and input protection diodes. This low bias current allows the comparator to interface with a variety of circuitry and devices with minimal concern about matching the input resistances.

The input to the comparator is protected from excessive voltage by internal ESD diodes connected to both supply rails. This protects the circuit from both ESD events, as well as signals that significantly exceed the supply voltages. When this occurs the ESD protection diodes will become forward biased and will draw current into these structures, resulting in no input current to the terminals of the comparator. Until this occurs, there is essentially no input current to the diodes. As a result, placing a large resistor in series with an input that may be exposed to large voltages, will limit the input current but have no other noticeable effect.

OUTPUT STAGE

The LPV7215 has a MOS push-pull rail-to-rail output stage. The push-pull transistor configuration of the output keeps the total system power consumption to a minimum. The only current consumed by the LPV7215 is the less than 1 μ A supply current and the current going directly into the load. No power is wasted through the pull-up resistor when the output is low. The output stage is specifically designed with dead-time between the time when one transistor is turned off and the other is turned on (break-before-make) in order to minimize shoot through currents. The internal logic controls the break-before-make timing of the output transistors. The break-before-make delay varies with temperature and power condition.

OUTPUT CURRENT

Even though the LPV7215 uses less than 1 μ A supply current, the outputs are able to drive very large currents. The LPV7215 can source up to 17 mA and can sink up to 19 mA, when operated at 5V supply. This large current handling capability allows driving heavy loads directly.

RESPONSE TIME

Depending upon the amount of overdrive, the propagation delay will be typically 6 to $30 \ \mu$ s. The curves showing propagation delay vs. overdrive in the "Typical Characteristics" section shows the delay time when the input is preset with 100 mV across the inputs and then is driven the other way by 10 mV to 500 mV.

The output signal can show a step during switching depending on the load. A fast RC time constant due to both small capacitive and resistive loads will show a significant step in the output signal. A slow RC time constant due to either a large resistive or capacitive load will have a clipped corner on the output signal. The step is observed more prominently during a falling transition from high to low.

The plot in *Figure 1* shows the output for single 5V supply with a 100 k Ω resistor. The step is at 1.3V.



FIGURE 1. Output Signal without Cap Load

The plot in *Figure 2* shows the output signal when a 20 pF capacitor is added as a load. The step is at about 2.5V.



FIGURE 2. Output Signal with 20 pF Load

CAPACITIVE AND RESISTIVE LOADS

The propagation delay is not affected by capacitive loads at the output of the LPV7215. However, resistive loads slightly effect the propagation delay on the falling edge by a reduction of almost 2 μ s depending on the load resistance value.

NOISE

Most comparators have rather low gain. This allows the output to spend time between high and low when the input signal changes slowly. The result is the output may oscillate between high and low when the differential input is near zero. The exceptionally high gain of this comparator, 120 dB, eliminates this problem. Less than 1 μ V of change on the input will drive the output from one rail to the other rail. If the input signal is noisy, the output cannot ignore the noise unless some hysteresis is provided by positive feedback. (See section on adding hysteresis.)

LAYOUT/BYPASS CAPACITORS

Proper grounding and the use of a ground plane will help to ensure the specified performance of the LPV7215. Minimizing trace lengths, reducing unwanted parasitic capacitance and using surface-mount components will also help.

Comparators are very sensitive to input noise. To minimize supply noise, power supplies should be capacitively decoupled by a 0.01 μF ceramic capacitor in parallel with a 10 μF electrolytic capacitor.

HYSTERESIS

In order to improve propagation delay when low overdrive is needed hysteresis can be added.

INVERTING COMPARATOR WITH HYSTERESIS

The inverting comparator with hysteresis requires a three resistor network that is referenced to the supply voltage V⁺ of the comparator as shown in *Figure 3*. When V_{IN} at the inverting input is less than V_A, the voltage at the non-inverting node of the comparator (V_{IN} < V_A), the output voltage is high (for simplicity assume V_O switches as high as V⁺). The three network resistors can be represented as R₁//R₃ in series with R₂.

The lower input trip voltage V_{A1} is defined as

$$V_{A1} = V_{CC}R_2 / ((R_1 / / R_3) + R_2)$$

When $V_{\rm IN}$ is greater than $V_{\rm A},$ the output voltage is low or very close to ground. In this case the three network resistors can be presented as $R_2/\!/R_3$ in series with $R_1.$

The upper trip voltage V_{A2} is defined as

$$V_{A2} = V_{CC} (R_2 / / R_3) / ((R_1 + (R_2 / / R_3)))$$

The total hysteresis provided by the network is defined as ΔV_{A} = V_{A1} - V_{A2}

$$\Delta V_{\mathsf{A}} = \frac{+V_{\mathsf{CC}}\mathsf{R}_1\mathsf{R}_2}{\mathsf{R}_1\mathsf{R}_2 + \mathsf{R}_4\mathsf{R}_3 + \mathsf{R}_2\mathsf{R}_3}$$



FIGURE 3. Inverting Comparator with Hysteresis

NON-INVERTING COMPARATOR WITH HYSTERESIS

A non-inverting comparator with hysteresis requires a two resistor network, and a voltage reference (V_{REF}) at the inverting input. When V_{IN} is low, the output is also low. For the output to switch from low to high, V_{IN} must rise up to V_{IN1} where V_{IN1} is calculated by.

$$V_{in1} = \frac{V_{ref} (R_1 + R_2)}{R_2}$$

As soon as V_O switches to $V_{CC}, \, V_A$ will step to a value greater than $V_{\mathsf{REF}},$ which is given by

$$V_{A} = V_{IN} + \frac{(V_{CC} - V_{IN1}) R_{1}}{R_{1} + R_{2}}$$

To make the comparator switch back to it's low state, $V_{\rm IN}$ must equal $V_{\rm REF}$ before $V_{\rm A}$ will again equal $V_{\rm REF}.$ $V_{\rm IN2}$ can be calculated by

$$V_{in2} = \frac{V_{ref}(R_1 + R_2) - V_{CC}R_1}{R_2}$$

The hysteresis of this circuit is the difference between V_{IN1} and $V_{\text{IN2}}.$

$$\Delta V_{\rm IN} = V_{\rm CC} R_1 / R_2$$





FIGURE 4. Non-Inverting Comparator with Hysteresis

ZERO CROSSING DETECTOR

In a zero crossing detector circuit, the inverting input is connected to ground and the non-inverting input is connected to a 100 mV_{PP} AC signal. As the signal at the non-inverting input crosses 0V, the comparator's output changes state.



FIGURE 5. Zero Crossing Detector

To improve switching times and centering the input threshold to ground a small amount of positive feedback is added to the circuit. Voltage divider R_4 and R_5 establishes a reference voltage, V1, at the positive input. By making the series resistance, R_1 plus R_2 equal to R_5 , the switching condition, $V_1 = V_2$, will be satisfied when $V_{IN} = 0$. The positive feedback resistor, R_6 , is made very large with respect to R_5 (R_6 = 2000 R₅). The resultant hysteresis established by this network is very small ($\Delta V_1 < 10 \text{ mV}$) but it is sufficient to insure rapid output voltage transitions. Diode D1 is used to insure that the inverting input terminal of the comparator never goes below approximately -100 mV. As the input terminal goes negative, D_1 will forward bias, clamping the node between R_1 and R_2 to approximately -700 mV. This sets up a voltage divider with R_2 and R_3 preventing V_2 from going below ground. The maximum negative input overdrive is limited by the current handling ability of D₁.



FIGURE 6. Zero Crossing Detector with Positive Feedback

THRESHOLD DETECTOR

Instead of tying the inverting input to 0V, the inverting input can be tied to a reference voltage. As the input on the non-inverting input passes the V_{REF} threshold, the comparator's output changes state. It is important to use a stable reference voltage to ensure a consistent switching point.



FIGURE 7. Threshold Detector

CRYSTAL OSCILLATOR

A simple crystal oscillator using the LPV7215 is shown in *Figure 8.* Resistors R₁ and R₂ set the bias point at the comparator's non-inverting input. Resistors, R₃ and R₄ and capacitor C₁ set the inverting input node at an appropriate DC average level based on the output. The crystal's path provides resonant positive feedback and stable oscillation occurs. The output duty cycle for this circuit is roughly 50%, but it is affected by resistor tolerances and to a lesser extent by the comparator offset.



FIGURE 8. Crystal Oscillator

IR RECEIVER

The LPV7215 can also be used as an infrared receiver. The infrared photo diode creates a current relative to the amount of infrared light present. The current creates a voltage across $R_{\rm D}$. When this voltage level cross the voltage applied by the voltage divider to the inverting input, the output transitions.



FIGURE 9. IR Receiver

SQUARE WAVE GENERATOR

A typical application for a comparator is as a square wave oscillator. The circuit in *Figure 10* generates a square wave whose period is set by the RC time constant of the capacitor C_1 and resistor R_4 . The maximum frequency is limited by the large signal propagation delay of the comparator and by the capacitive loading at the output, which limits the output slew rate.





Consider the output of *Figure 10* to be high to analyze the circuit. That implies that the inverted input (V_C) is lower than the non-inverting input (V_A). This causes the C₁ to be charged through R₄, and the voltage V_C increases until it is equal to the non-inverting input. The value of V_A at this point is

$$V_{A1} = \frac{V_{CC} \cdot R_2}{R_2 + R_1 || R_3}$$

If $R_1 = R_2 = R_3$ then $V_{A1} = 2V_{CC}/3$

At this point the comparator switches pulling down the output to the negative rail. The value of V_A at this point is

$$V_{A2} = \frac{V_{CC}(R_2||R_3)}{R_1 + (R_2||R_3)}$$

If $R_1 = R_2 = R_3$ then $V_{A2} = V_{CC}/3$

The capacitor C₁ now discharges through R₄, and the voltage V_C decreases until it is equal to V_{A2}, at which point the comparator switches again, bringing it back to the initial stage. The time period is equal to twice the time it takes to discharge C₁ from $2V_{CC}/3$ to $V_{CC}/3$, which is given by R₄C₁·ln2. Hence the formula for the frequency is: F = 1/(2·R₄·C₁·ln2)

WINDOW DETECTOR

A window detector monitors the input signal to determine if it falls between two voltage levels.

The comparator outputs A and B are high only when

 $V_{REF1} < V_{IN} < V_{REF2}$ "or within the window."

where these are defined as

$$V_{REF1} = R_3/(R_1+R_2+R_3) * V^+$$

 $V_{REF2} = (R_2+R_3)/(R_1+R_2+R_3) * V^-$

Others names for window detectors are: threshold detector, level detectors, and amplitude trigger or detector.

 v_{Ref2} v_{Ref2} v_{IN} v_{Ref2} v_{IN} v_{Ref1} v_{IN} v_{Ref1} v_{IN} v_{Ref1} v_{IN} v_{Ref1} v_{IN} v_{IN v_{IN} $v_{$



BOTH OUTPUTS

ARE HIGH

OUTPUT A

20123648

V_{REF2}

V_{REF1}



Notes

National does not assume any responsibility for use of any circuitry described, no circuit patent licenses are implied and National reserves the right at any time without notice to change said circuitry and specifications.

For the most current product information visit us at www.national.com.

LIFE SUPPORT POLICY

NATIONAL'S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS WITHOUT THE EXPRESS WRITTEN APPROVAL OF THE PRESIDENT AND GENERAL COUNSEL OF NATIONAL SEMICONDUCTOR CORPORATION. As used herein:

- Life support devices or systems are devices or systems which, (a) are intended for surgical implant into the body, or (b) support or sustain life, and whose failure to perform when properly used in accordance with instructions for use provided in the labeling, can be reasonably expected to result in a significant injury to the user.
- 2. A critical component is any component of a life support device or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness.

BANNED SUBSTANCE COMPLIANCE

National Semiconductor follows the provisions of the Product Stewardship Guide for Customers (CSP-9-111C2) and Banned Substances and Materials of Interest Specification (CSP-9-111S2) for regulatory environmental compliance. Details may be found at: www.national.com/quality/green.

Lead free products are RoHS compliant.



www.national.com

National Semiconductor Americas Customer Support Center Email: new.feedback@nsc.com Tel: 1.800-272-9959

sc.com Emai Deutsch Te English Te Francais Te

National Semiconductor Europe Customer Support Center Fax: +49 (0) 180-530 85 86 Email: europe.support@nsc.com Deutsch Tel: +49 (0) 69 9508 6208 English Tel: +44 (0) 870 24 0 2171 Français Tel: +33 (0) 1 41 91 8790 National Semiconductor Asia Pacific Customer Support Center Email: ap.support@nsc.com National Semiconductor Japan Customer Support Center Fax: 81-3-5639-7507 Email: jpn.feedback@nsc.com Tel: 81-3-5639-7560