

Infrared Encoder/Decoder


FEATURES

- Supports with IrDA[®] Physical Layer Specification (version 1.3)
- · UART to IR Encoder/Decoder
 - Interfaces with IrDA Compliant Transceivers
 - Used with any UART, including standard 16550 UART and microcontroller UART
- · Transmit/Receive formats supported:
 - 1.63 μs
- · Hardware or Software Baud rate selection
 - Up to IrDA standard 115.2 kbaud operation
 - Up to 312.5 kbaud operation (at 20 MHz)
 - Low power mode


CMOS TECHNOLOGY

- · Low-power, high-speed CMOS technology
- · Fully static design
- · Low voltage operation
- · Commercial and Industrial temperature ranges
- · Low power consumption
 - < 1 mA @ 3.3V, 8 MHz (typical)
 - 3 μA typical @ 5.0V when disabled

PIN DIAGRAMS



BLOCK DIAGRAM



IrDA is a registered trademark of the Infrared Data Association.

NOTES:

1.0 DEVICE OVERVIEW

This document contains device specific information for the following device:

MCP2120

This device is a low-cost, high-performance, fully-static infrared encoder/decoder. This device sits between a UART and an infrared (IR) optical transceiver.

The data received from a standard UART is encoded (modulated), and output as electrical pulses to the IR Transceiver. The IR Transceiver also receives data which it outputs as electrical pulses. The MCP2120 decodes (demodulates) these electrical pulses and then the data is transmitted by the MCP2120 UART. This modulation and demodulation method is performed in accordance with the IrDA standard.

Typically a microcontroller interfaces to the IR encoder/decoder.

Infrared communication is a wireless two-way data connection using infrared light generated by low-cost transceiver signaling technology. This provides reliable communication between two devices.

Infrared technology offers:

- Universal standard for connecting portable computing devices
- · Easy, effortless implementation
- Economical alternative to other connectivity solutions
- · Reliable, high speed connection
- Safe to use in any environment; can even be used during air travel
- · Eliminates the hassle of cables
- Allows PC's and non-PC's to communicate to each other
- Enhances mobility by allowing users to easily connect

1.1 Applications

The MCP2120 is a stand—alone IrDA Encoder/Decoder product. Figure 1-1 shows a typical application block diagram. Table 1-2 shows the pin definitions in the user (normal) mode of operation.

TABLE 1-1: MCP2120 FEATURES OVERVIEW

Features	MCP2120
Serial Communications:	UART, IR
Baud Rate Selection:	Hardware/Software
Low Power Mode:	Yes
Resets: (and Delays)	Wake-up (DRT)
Packages:	14-pin DIP 14-pin SOIC

FIGURE 1-1: System Block Diagram




TABLE 1-2: PIN DESCRIPTION USER MODE

Din Nama	Pin Nu	umber	Pin	Buffer					
Pin Name	PDIP SOIC		Type	Туре	Description				
VDD	1	1		Р	Positive supply for logic and I/O pins				
OSC1/ CLKIN	2	2	I	CMOS	Oscillator crystal input/external clock source input				
OSC2	3	3	0	_	Oscillator crystal Output				
RESET	4	4	I	ST	Resets the Device				
RXIR	5	5	- 1	ST	Asynchronous receive from infrared transceiver				
TXIR	6	6	0	_	Asynchronous transmit to infrared transceiver				
MODE	7	7	I	TTL	Selects the device mode (Data/Command) for Software Baud Rate operation. For more information see Section 2.4.1.2.				
BAUD2	8	8	1	TTL	BAUD2:BAUD0 specify the Baud rate of the device, or if the device				
BAUD1	9	9	I	TTL	operates in Software Baud Rate mode. For more information see				
BAUD0	10	10	1	TTL	Section 2.4.1.				
RX	11	11	0	_	Asynchronous transmit to controller UART				
TX	12	12	I	TTL	Asynchronous receive from controller UART				
EN	13	13	ĺ	_	Device Enable.				
Vss	14	14	_	Р	Ground reference for logic and I/O pins				

Legend: TTL = TTL compatible input

ST = Schmitt Trigger input with CMOS levels

I = Input

O = Output

P = Power

CMOS = CMOS compatible input

2.0 DEVICE OPERATION

The MCP2120 is a low cost infrared Encoder/Decoder. The baud rate is user selectable to standard IrDA baud rates between 9600 baud to 115.2 kbaud. The maximum baud rate is 312.5 kbaud.

2.1 Power-up

Any time that the device is powered up, the Device Reset Timer delay (parameter 32) must occur before any communication with the device is initiated. This is from both the infrared transceiver side as well as the controller UART interface.

2.2 Device Reset

The MCP2120 is forced into the reset state when the RESET pin is in the low state. After the RESET pin is brought to a high state, the Device Reset Timer occurs. Once the DRT times out, normal operation occurs.

2.3 Bit Clock

The device crystal is used to derive the communication bit clock (BITCLK). There are 16 BITCLKs for each bit time. The BITCLKs are used for the generation of the Start bit and the eight data bits. The Stop bit uses the BITCLK when the data is transmitted (not for reception).

This clock is a fixed frequency, and has minimal variation in frequency (specified by crystal manufacturer).

2.4 UART Interface

The UART interface communicates with the "controller". This interface is a Half duplex interface, meaning that the system is either transmitting or receiving, but not both at the same time.

2.4.1 BAUD RATE

The baud rate for the MCP2120 can be configured either by the state of three hardware pins (BAUD2, BAUD1, and BAUD0) or through software selection.

2.4.1.1 Hardware Selection

Three device pins are used to select the baud rate that the MCP2120 will transmit and receive data. These pins are called BAUD2, BAUD1, and BAUD0. There is one pin state (device mode) where the application software can specify the baud rate. Table 2-1 shows the baud rate configurations.

TABLE 2-1: HARDWARE BAUD RATE SELECTION VS. FREQUENCY

BAUD2:BAUD0	0.6144 ⁽¹⁾	0.6144 ⁽¹⁾ 2.000 3.6864 4.9152 7.3728 14.7456 ⁽²⁾ 20.000 ⁽²⁾								
000	800	2604	4800	6400	9600	19200	26042	Fosc / 768		
001	1600	5208	9600	12800	19200	38400	52083	Fosc / 384		
010	3200	10417	19200	25600	38400	78600	104167	Fosc / 192		
011	4800	15625	28800	38400	57600	115200	156250	Fosc / 128		
100	9600	31250	57600	78600	115200	230400	312500	Fosc / 64		

Note 1: An external clock is recommended for frequencies below 2 MHz.

2: For frequencies above 7.5 MHz, the TXIR pulse width (parameter IR121) will be shorter than the minimum pulse width of 1.6 μs in the IrDA standard specification.

2.4.1.2 Software Selection

When the BAUD2:BAUD0 pins are configured as '111' the MCP2120 defaults to a baud rate of Fosc / 768.

To place the MCP2120 into Command Mode, the MODE pin must be at a low level. When in this mode, any data that is received by the MCP2120's UART is "echoed" back to the controller and no encoding/ decoding occurs. The echoed data will be skewed less than 1 bit time (see parameter IR141). When the MODE pin goes high, the device is returned to Data Mode where the encoder/decoder is in operation.

Table 2-2 shows the software hex commands to configure the MCP2120's baud rate.

The MCP2120 receives data bytes at the existing baud rate. When the change baud rate command (0x11) is received, the last valid baud rate value received becomes the new baud rate. The new baud rate is effective after the stop bit of the echoed data. Figure 2-2 shows this sequence.

2.4.2 TRANSMITTING

When the controller sends serial data to the MCP2120, the baud rates are required to match.


There will be some jitter on the detection of the high to low edge of the start bit. This jitter will affect the placement of the encoded start bit. All subsequent bits will be 16 BITCLK times later.

2.4.3 RECEIVING

When the controller receives serial data from the MCP2120, the baud rates are required to match.

There will be some jitter on the detection of the high to low edge of the start bit. This jitter will affect the placement of the decoded Start bit. All subsequent bits will be 16 BITCLK times later.

FIGURE 2-1: Data/Command Mode Flow



When echoing the Data, once the first bit is detected, it is echoed back. This means that the echoed data is skewed no more than 1 bit time.

The new baud rate can occur once the echoed stop bit completes.

TABLE 2-2: SOFTWARE BAUD RATE SELECTION VS. FREQUENCY

Hex Frequency (MHz)								
Command ^(3, 4)	0.6144 ⁽¹⁾	2.000	3.6864	4.9152	7.3728	14.7456 ⁽²⁾	20.000 (2)	Bit Rate
0x87	800	2604	4800	6400	9600	19200	26042	Fosc / 768
0x8B	1600	5208	9600	12800	19200	38400	52083	Fosc / 384
0x85	3200	10417	19200	25600	38400	78600	104167	Fosc / 192
0x83	4800	15625	28800	38400	57600	115200	156250	Fosc / 128
0x81	9600	31250	57600	78600	115200	230400	312500	Fosc / 64

Note 1: An external clock is recommended for frequencies below 2 MHz.

- 2: For frequencies above 7.3728 MHz, the TXIR pulse width (parameter IR121) will be shorter than the 1.6 μs IrDA standard specification.
- 3: Command 0x11 is used to change to the new baud rate.
- 4: All other command codes are reserved for possible future use.

2.5 Modulation

When the UART receives data to be transmitted, the data needs to be modulated. This modulated signal drives the IR transceiver module. Figure 2-2 shows the encoding of the modulated signal.

Each bit time is comprised of 16-bit clocks. If the value to be transmitted (as determined by the TX pin) is a logic low, then the TXIR pin will output a low level for 7-bit clock cycles, a logic high level for 3-bit clock cycles, and then the remaining 6-bit clock cycles will be low. If the value to transmit is a logic high, then the TXIR pin will output a low level for the entire 16-bit clock cycles.

2.6 Demodulation

The modulated signal from the IR transceiver module needs to be demodulated to form the received data. As demodulation occurs, the bit value is placed on the RX pin in UART format. Figure 2-3 shows the decoding of the modulated signal.

Each bit time is comprised of 16 bit clocks. If the value to be received is a logic low, then the RXIR pin will be a low level for the first 3-bit clock cycles, and then the remaining 13-bit clock cycles will be high. If the value to be received is a logic high, then the RXIR pin will be a high level for the entire 16-bit clock cycles. The level on the RX pin will be in the appropriate state for the entire 16 clock cycles.

FIGURE 2-2: Encoding





FIGURE 2-3: Decoding



2.7 Encoding/Decoding Jitter and Offset

Figure 2-4 shows the jitter and offset that is possible on the RX pin and the TXIR pin.

Jitter is the possible variation of the desired edge.

Offset is the propagation delay of the input signal (RXIR or TX) to the output signal (RX or TXIR).

The first bit on the output pin (on RX or TXIR) will show jitter compared to the input pin (RXIR or TX), but all remaining bits will be a constant distance.


2.8 Minimizing Power

The device can be placed in a low power mode by disabling the device (holding the EN pin at the low state). The internal state machine is monitoring this pin for a low level, and once this is detected the device is disabled and enters into a low power state.

2.8.1 RETURNING TO OPERATION

When the device is disabled, the device is in a low power state. When the EN pin is brought to a high level, the device will return to the operating mode. The device requires a delay of 1000 Tosc before data may be transmitted or received.

FIGURE 2-4: Effects of Jitter and Offset



3.0 DEVELOPMENT TOOLS

The MCP2120 is supported by the MCP2120/MCP2150 Developer's Kit (order number DV163008). This kit allows the user to demonstrate the operation of the MCP2120.


Figure 3-1 shows a block diagram of the MCP2120 Development Board. As can be seen, the user has jumper options for both the interface to the host controller (UART or Header) and the transceiver solution (intergrated or component).

The UART interface allows a direct connection to a PC (use a terminal emulation program) or a header which allows easy connections to host prototypes (or one of the PICDEM™ boards).

The transceiver solutions allow the selection either of a single chip transceiver solution, or a minimal component solution. This component solution allows a lower system cost to be achieved. With the lower cost comes some trade-offs of the IrDA standard physical layer specifications. These trade-offs need to be evaluated to ensure the characteristics of the component solution meet the requirements of the system.

This kit comes with two identical MCP2120 Development Boards and a single MCP2150 Developer's board. This allows a complete system (Transmitter and Receiver) to be implemented with either system requirement (simple encoder/decoder or IrDA standard protocol stack plus encoder/decoder).

FIGURE 3-1: MCP2120 Developer's Board Block Diagram



NOTES:


4.0 **ELECTRICAL CHARACTERISTICS**

Absolute Maximum Ratings†

Ambient Temperature under bias	40°C to +125°C
Storage Temperature	65°C to +150°C
Voltage on VDD with respect to Vss	0 to +7V
Voltage on RESET with respect to Vss	0 to +14V
Voltage on all other pins with respect to Vss	
Total Power Dissipation ⁽¹⁾	700 mW
Max. Current out of Vss pin	150 mA
Max. Current into VDD pin	125 mA
Input Clamp Current, Iik (VI < 0 or VI > VDD)	±20 mA
Output Clamp Current, loκ (V0 < 0 or V0 > VDD)	±20 mA
Max. Output Current sunk by any Output pin	25 mA
Max. Output Current sourced by any Output pin	25 mA
Note 1: Power Dissipation is calculated as follows:	

PDIS = VDD x {IDD - \sum IOH} + \sum {(VDD-VOH) x IOH} + \sum (VOL x IOL)

[†]NOTICE: Stresses above those listed under "Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at those or any other conditions above those indicated in the operation listings of this specification is not implied. Exposure to maximum rating conditions for extended periods may affect device reliability.



4.1 DC Characteristics

DC Char	racteristic	cs	Standard Operating Conditions (unless otherwise specified) Operating Temperature $-40^{\circ}\text{C} \le \text{TA} \le +85^{\circ}\text{C}$ (industrial)				
Param. No.	Sym Characteristic		Min	Typ ⁽¹⁾	Max	Units	Conditions
D001	VDD	Supply Voltage	2.5	_	5.5	V	See Figure 4-1
D002	VDR	RAM Data Retention Voltage ⁽²⁾	2.5	_	_	V	Device Oscillator/Clock stopped
D003	VPOR	VDD Start Voltage to ensure Power-on Reset	_	Vss	_	V	
D004	SVDD	VDD Rise Rate to ensure Power-on Reset	0.05	_	_	V/ms	
D010	IDD	Supply Current (3)	_ _ _ _ _	0.8 0.6 0.4 3 4	1.4 1.0 0.8 7 12 16	mA mA mA mA mA	Fosc = 4 MHz, VDD = 5.5V Fosc = 4 MHz, VDD = 3.0V Fosc = 4 MHz, VDD = 2.5V Fosc = 10 MHz, VDD = 3.0V Fosc = 20 MHz, VDD = 4.5V Fosc = 20 MHz, VDD = 5.5V
D020	IPD	Device Disabled Current (3, 4)	_ _ _	0.25 0.25 0.4 3	4 3 5.5 8	μΑ μΑ μΑ μΑ	$\begin{aligned} & \text{VDD} = 3.0 \text{V}, \ 0^{\circ}\text{C} \leq \text{TA} \leq +70^{\circ}\text{C} \\ & \text{VDD} = 2.5 \text{V}, \ 0^{\circ}\text{C} \leq \text{TA} \leq +70^{\circ}\text{C} \\ & \text{VDD} = 4.5 \text{V}, \ 0^{\circ}\text{C} \leq \text{TA} \leq +70^{\circ}\text{C} \\ & \text{VDD} = 5.5 \text{V}, \ -40^{\circ}\text{C} \leq \text{TA} \leq +85^{\circ}\text{C} \end{aligned}$

Note 1: Data in the Typical ("Typ") column is based on characterization results at 25°C. This data is for design guidance only and is not tested.

- 2: This is the limit to which VDD can be lowered without losing RAM data.
- **3:** The supply current is mainly a function of the operating voltage and frequency. Pin loading, pin rate, and temperature have an impact on the current consumption.
 - a) The test conditions for all IDD measurements are made when device is enabled (EN pin is high):
 OSC1 = external square wave, from rail-to-rail; all input pins pulled to Vss, RXIR = VDD, RESET = VDD.
 - b) When device is disabled (EN pin is low), the conditions for current measurements are the same.
- **4:** When the device is disabled (EN pin is low), current is measured with all input pins tied to VDD or VSS and the output pins driving a high or low level into infinite impedance.

DC Characteristics (Continued)

DC CHA	RACTERI	STICS	Standard Operating Conditions (unless otherwise specified) Operating temperature $-40^{\circ}\text{C} \le \text{Ta} \le +85^{\circ}\text{C}$ (industrial) Operating voltage VDD range as described in DC spec Section 4.1.					
Param No.	Sym	Characteristic	Min	Тур	Max	Units	Conditions	
		Input Low Voltage						
	VIL	Input pins						
D030		with TTL buffer	Vss	_	0.8V	V	For all 4.5 ≤ VDD ≤ 5.5V	
D030A			Vss	_	0.15VDD	V	otherwise	
D031		with Schmitt Trigger buffer	Vss	_	0.2VDD	V		
D032		RESET, RXIR	Vss	_	0.2VDD	V		
D033		OSC1	Vss	_	0.3VDD	V		
		Input High Voltage						
	VIH	Input pins		_				
D040		with TTL buffer	2.0	_	VDD	V	$4.5 \le VDD \le 5.5V$	
D040A			0.25VDD + 0.8VDD	_	VDD	V	otherwise	
D041		with Schmitt Trigger buffer	0.8VDD	_	VDD	V	For entire VDD range	
D042		RESET, RXIR	0.8VDD	_	VDD	V		
D043		OSC1	0.7VDD	_	VDD	V		
		Input Leakage Current ^(1, 2)						
D060	lıL	Input pins	_	_	±1	μΑ	VSS ≤ VPIN ≤ VDD, Pin at hi-impedance	
D061		RESET	_	_	±30	μΑ	VSS ≤ VPIN ≤ VDD	
D063		OSC1	_	_	±5	μΑ	VSS ≤ VPIN ≤ VDD, XT, HS and LP osc configuration	
D070	lpur	weak pull-up current	50	250	400	μΑ	VDD = 5V, VPIN = VSS	

Note 1: The leakage current on the RESET pin is strongly dependent on the applied voltage level. The specified levels represent normal operating conditions. Higher leakage current may be measured at different input voltages.

^{2:} Negative current is defined as coming out of the pin.

DC Characteristics (Continued)

DC CHA	RACTERI	STICS	Standard Operating Conditions (unless otherwise specified) Operating temperature $-40^{\circ}\text{C} \le \text{TA} \le +85^{\circ}\text{C}$ (industrial) Operating voltage VDD range as described in DC spec Section 4.1					
Param No.	Sym	Characteristic	Min	Тур	Max	Units	Conditions	
D080	Vol	Output Low Voltage TXIR, RX	_	_	0.6	V	IOL = 8.5 mA, VDD = 4.5V, -40°C to +85°C	
D083		OSC2	_	_	0.6	V	IOL = 1.6 mA, VDD = 4.5V, -40°C to +85°C	
D090	Vон	Output High Voltage TXIR, RX ⁽¹⁾	VDD - 0.7	_	_	V	IOH = -3.0 mA, VDD = 4.5V, -40°C to +85°C	
D092		OSC2	VDD - 0.7	_	_	V	IOH = -1.3 mA, VDD = 4.5V, -40°C to +85°C	
		Capacitive Loading Specs on Output Pins						
D100	Cosc2	OSC2 pin	_	_	15	1.	when external clock is used to drive OSC1.	
D101	Cıo	All Input or Output pins	_	_	50	pF		

Note 1: Negative current is defined as coming out of the pin.

4.2 Timing Parameter Symbology and Load Conditions

The timing parameter symbols have been created following one of the following formats:

4.2.1 TIMING CONDITIONS

The temperature and voltages specified in Table 4-2 apply to all timing specifications unless otherwise noted. Figure 4-2 specifies the load conditions for the timing specifications.


TABLE 4-1: SYMBOLOGY

1. TppS2p	pS	2. TppS	
T			
F	Frequency	Т	Time
Е	Error		
Lowerca	ase letters (pp) and their meanings:		
рр			
io	Input or Output pin	osc	Oscillator
rx	Receive	tx	Transmit
bitclk	RX/TX BITCLK	RST	Reset
drt	Device Reset Timer		
Upperca	ase letters and their meanings:		
S			
F	Fall	Р	Period
Н	High	R	Rise
1	Invalid (Hi-impedance)	V	Valid
L	Low	Z	Hi-impedance

TABLE 4-2: AC TEMPERATURE AND VOLTAGE SPECIFICATIONS

AC CHARACTERISTICS	Standard Operating Conditions (unless otherwise stated) Operating temperature $-40^{\circ}\text{C} \le \text{TA} \le +85^{\circ}\text{C}$ (industrial)
	Operating voltage VDD range as described in DC spec Section 4.1.

FIGURE 4-2: Load Conditions for Device Timing Specifications



4.3 Timing Diagrams and Specifications

FIGURE 4-3: External Clock Timing




TABLE 4-3: EXTERNAL CLOCK TIMING REQUIREMENTS

AC Char	acteristic	s	Operating Te	emperature	e _4	10°C ≤ TA :	otherwise specified) ≤ +85°C (industrial) in Section 4.1
Param. No.	Sym	Characteristic	Min	Typ ⁽¹⁾	Max	Units	Conditions
1	Tosc	External CLKIN Period (2,3)	50	_	_	ns	
		Oscillator Period (2)	50	_	500	ns	
1A	Fosc	External CLKIN Frequency ^(2,3)	DC	_	20	MHz	
		Oscillator Frequency (2)	2	_	20	MHz	
1C	Eclk	Clock Error		_	0.01	%	
3	TosL, TosH	Clock in (OSC1) Low or High Time	10			ns	
4	TosR, TosF	Clock in (OSC1) Rise or Fall Time	_		15	ns	

Note 1: Data in the Typical ("Typ") column is at 5V, 25°C unless otherwise stated. These parameters are for design guidance only and are not tested.

- 2: All specified values are based on characterization data for that particular oscillator type under standard operating conditions with the device executing code. Exceeding these specified limits may result in an unstable oscillator operation and/or higher than expected current consumption.

 When an external clock input is used, the "max" cycle time limit is "DC" (no clock) for all devices.
- **3:** A duty cycle of no more than 60/40 (High Time / Low Time or Low Time / High Time) is recommended for external clock inputs.

FIGURE 4-4: I/O Waveform




TABLE 4-4: I/O TIMING REQUIREMENTS

AC Cha	racteristic	s	Operating T	emperatu	re	–40°C ≤	ss otherwise specified) TA ≤ +85°C (industrial) ed in Section 4.1
Param. No.	Sym	Characteristic	Min	Typ ⁽¹⁾	Max	Units	Conditions
17	TosH2ioV	OSC1 [↑] (Q1 cycle) to Output valid ⁽²⁾	_	_	100	ns	
18		OSC1↑ (Q2 cycle) to Input invalid (I/O in hold time)	200	_	_	ns	
19	TioV2osH	Input valid to OSC1↑ (I/O in setup time)	0	_	_	ns	
20	ToR	RX and TXIR pin rise time (2)	_	10	25	ns	
21	ToF	RX and TXIR pin fall time (2)	_	10	25	ns	

Note 1: Data in the Typical ("Typ") column is at 5V, 25°C unless otherwise stated.

2: See Figure 4-2 for loading conditions.




TABLE 4-5: RESET AND DEVICE RESET TIMER REQUIREMENTS

AC Characteristics			Standard Operating Conditions (unless otherwise specified) Operating Temperature $-40^{\circ}\text{C} \le \text{TA} \le +85^{\circ}\text{C}$ (industrial) Operating Voltage VDD range is described in Section 4.1				
Param. No.	Sym	Characteristic	Min	Typ ⁽¹⁾	Max	Units	Conditions
30	TRSTL	RESET Pulse Width (low)	2000	_		ns	VDD = 5.0 V
31	TLPT	Low Power Time-out Period	9	18	30	ms	VDD = 5.0 V
32	TDRT	Device Reset Timer Period	9	18	30	ms	VDD = 5.0 V
34	Tioz	Output Hi-impedance from RESET Low or device Reset	_		2	μs	

Note 1: Data in the Typical ("Typ") column is at 5V, 25°C unless otherwise stated.

FIGURE 4-6: USART ASynchronous Transmission Waveform




TABLE 4-6: USART ASYNCHRONOUS TRANSMISSION REQUIREMENTS

AC Characteristics			Standard Operating Conditions (unless otherwise specified) Operating Temperature $-40^{\circ}\text{C} \le \text{TA} \le +85^{\circ}\text{C}$ (industrial) Operating Voltage VDD range is described in Section 4.1					
Param. No.	Sym	Characteristic	Min	Тур	Max	Units	Conditions	
IR100	Ттхвіт	Transmit Baud rate					Hardware Selection	
			768	_	768	Tosc	BAUD2:BAUD0 = 000	
			384	_	384	Tosc	BAUD2:BAUD0 = 001	
			192	_	192	Tosc	BAUD2:BAUD0 = 010	
			128	_	128	Tosc	BAUD2:BAUD0 = 011	
			64	_	64	Tosc	BAUD2:BAUD0 = 100	
							Software Selection BAUD2:BAUD0 = 111	
			768	_	768	Tosc	Hex Command = 0x87	
			384	_	384	Tosc	Hex Command = 0x8B	
			192	_	192	Tosc	Hex Command = 0x85	
			128	_	128	Tosc	Hex Command = 0x83	
			64	_	64	Tosc	Hex Command = 0x81	
IR101	Етхвіт	Transmit (TX pin) Baud rate Error (into MCP2120)	_	_	1	%		
IR102	ETXIRBIT	Transmit (TXIR pin) Baud rate Error (out of MCP2120) ⁽¹⁾	_		1	%		
IR103	TTXRF	TX pin rise time and fall time	_	_	25	ns		

Note 1: This error is not additive to IR101 parameter.

FIGURE 4-7: USART ASynchronous Receive Timing




TABLE 4-7: USART ASYNCHRONOUS RECEIVE REQUIREMENTS

AC Characteristics		Standard Operating Conditions (unless otherwise specified) Operating Temperature −40°C ≤ TA ≤ +85°C (industrial) Operating Voltage VDD range is described in Section 4.1					
Param. No.	Sym	Characteristic	Min	Тур	Max	Units	Conditions
IR110	TRXBIT	Receive Baud Rate					Hardware Selection
			768		768	Tosc	BAUD2:BAUD0 = 000
			384	_	384	Tosc	BAUD2:BAUD0 = 001
			192	_	192	Tosc	BAUD2:BAUD0 = 010
			128	_	128	Tosc	BAUD2:BAUD0 = 011
			64	_	64	Tosc	BAUD2:BAUD0 = 100
							Software Selection BAUD2:BAUD0 = 111
			768	_	768	Tosc	Hex Command = 0x87
			384	_	384	Tosc	Hex Command = 0x8B
			192	_	192	Tosc	Hex Command = 0x85
			128	_	128	Tosc	Hex Command = 0x83
			64	_	64	Tosc	Hex Command = 0x81
IR111	ERXBIT	Receive (RXIR pin) Baud rate Error (into MCP2120)	_	_	1	%	
IR112	ERXBIT	Receive (RX pin) Baud rate Error (out of MCP2120) ⁽¹⁾	_	_	1	%	
IR113	TTXRF	RX pin rise time and fall time	_	_	25	ns	

Note 1: This error is not additive to IR111 parameter.

FIGURE 4-8: TX and TXIR Waveforms




TABLE 4-8: TX AND TXIR REQUIREMENTS

AC Characteristics			Standard Operating Conditions (unless otherwise specified) Operating Temperature −40°C ≤ TA ≤ +85°C (industrial) Operating Voltage VDD range is described in Section 4.1					
Param. No.	Sym	Characteristic	Min	Тур	Max	Units	Conditions	
IR100	Ттхвіт	Transmit Baud Rate					Hardware Selection	
			768		768	Tosc	BAUD2:BAUD0 = 000	
			384	_	384	Tosc	BAUD2:BAUD0 = 001	
			192	_	192	Tosc	BAUD2:BAUD0 = 010	
			128		128	Tosc	BAUD2:BAUD0 = 011	
			64	_	64	Tosc	BAUD2:BAUD0 = 100	
					8		Software Selection BAUD2:BAUD0 = 111	
			768	-	768	Tosc	Hex Command = 0x87	
			384	_	384	Tosc	Hex Command = 0x8B	
			192	_	192	Tosc	Hex Command = 0x85	
			128	_	128	Tosc	Hex Command = 0x83	
			64	_	64	Tosc	Hex Command = 0x81	
IR120	TTXL2TXIRH	TX falling edge (\downarrow) to TXIR rising edge (\uparrow) ⁽¹⁾	7TBITCLK - 8.34 μs	7	7TBITCLK + 8.34 μs	Твітськ		
IR121	TTXIRPW	TXIR pulse width	12		12	Tosc		
IR122	TTXIRP	TXIR bit period (1)	_	16	_	TBITCLK		

Note 1: TBITCLK = TTXBIT/16

FIGURE 4-9: RXIR and RX Waveforms




TABLE 4-9: RXIR REQUIREMENTS

AC Cha	racteristics		Standard Operating Conditions (unless otherwise specified) Operating Temperature $-40^{\circ}\text{C} \le \text{TA} \le +85^{\circ}\text{C}$ (industrial) Operating Voltage VDD range is described in Section 4.1					
Param. No.	Sym	Characteristic	Min	Тур	Max	Units	Conditions	
IR110	TRXBIT	Receive Baud Rate					Hardware Selection	
			768	_	768	Tosc	BAUD2:BAUD0 = 000	
			384		384	Tosc	BAUD2:BAUD0 = 001	
			192		192	Tosc	BAUD2:BAUD0 = 010	
			128		128	Tosc	BAUD2:BAUD0 = 011	
			64		64	Tosc	BAUD2:BAUD0 = 100	
							Software Selection BAUD2:BAUD0 = 111	
			768	_	768	Tosc	Hex Command = 0x87	
			384		384	Tosc	Hex Command = 0x8B	
			192		192	Tosc	Hex Command = 0x85	
			128	-	128	Tosc	Hex Command = 0x83	
			64		64	Tosc	Hex Command = 0x81	
IR130	TRXIRL2RXH	RXIR falling edge (\downarrow) to RX falling edge (\downarrow) (1)	8ΤΒΙΤCLK - 8.34 μs	8	8ΤΒΙΤCLK + 8.34 μs	Твітськ		
IR131A	TRXIRPW	RXIR pulse width	3	_	3	Tosc		
IR132	TRXIRP	RXIR bit period (1)	_	16	_	TBITCLK		

Note 1: TBITCLK = TRXBIT/16

FIGURE 4-10: Command Mode: TX and RX Waveforms




TABLE 4-10: TX AND TXIR REQUIREMENTS


AC Chai	Standard Operating Conditions (unless otherwise specified) Operating Temperature $-40^{\circ}\text{C} \le \text{TA} \le +85^{\circ}\text{C}$ (industrial) Operating Voltage VDD range is described in Section 4.1						
Param. No.	Sym	Characteristic	Min	Тур	Max	Units	Conditions
IR140A	Втх	Transmit Baud Rate	16		16	TBITCLK	
IR140B	Brx	Receive Baud Rate	16	_	16	TBITCLK	
IR141	TTXE2RXE	TX edge to RX edge (delay)	5.5	8	10.5	TBITCLK	
IR142	TrxP2txS	Delay from RX Stop bit complete to TX Start bit (new baud rate)	_		0	Tosc	


5.0 DC AND AC CHARACTERISTICS GRAPHS AND TABLES


The graphs and tables provided in this section are for design guidance and are not tested. In some graphs or tables the data presented is outside specified operating range (e.g., outside specified VDD range). This is for information only and devices will operate properly only within the specified range.

The data presented in this section is a statistical summary of data collected on units from different lots over a period of time. "Typical" represents the mean of the distribution while "max" or "min" represents (mean + 3σ) and (mean – 3σ) respectively, where σ is standard deviation.

FIGURE 5-1: Short DRT Period Vs. VDD









IOL vs. Vol, VDD = 2.5V


FIGURE 5-4:






6.0 PACKAGING INFORMATION

6.1 Package Marking Information










Example:



Legend: XX...X Customer specific information*


YY Year code (last 2 digits of calendar year)
WW Week code (week of January 1 is week '01')

NNN Alphanumeric traceability code

Note: In the event the full Microchip part number cannot be marked on one line, it will be carried over to the next line thus limiting the number of available characters for customer specific information.

* Standard OTP marking consists of Microchip part number, year code, week code, and traceability code. For OTP marking beyond this, certain price adders apply. Please check with your Microchip Sales Office. For QTP devices, any special marking adders are included in QTP price.

14-Lead Plastic Dual In-line (P) – 300 mil (PDIP)




	Units	INCHES*			MILLIMETERS		
Dimension	n Limits	MIN	NOM	MAX	MIN	NOM	MAX
Number of Pins	n		14			14	
Pitch	р		.100			2.54	
Top to Seating Plane	Α	.140	.155	.170	3.56	3.94	4.32
Molded Package Thickness	A2	.115	.130	.145	2.92	3.30	3.68
Base to Seating Plane	A1	.015			0.38		
Shoulder to Shoulder Width	Е	.300	.313	.325	7.62	7.94	8.26
Molded Package Width	E1	.240	.250	.260	6.10	6.35	6.60
Overall Length	D	.740	.750	.760	18.80	19.05	19.30
Tip to Seating Plane	L	.125	.130	.135	3.18	3.30	3.43
Lead Thickness	С	.008	.012	.015	0.20	0.29	0.38
Upper Lead Width	B1	.045	.058	.070	1.14	1.46	1.78
Lower Lead Width	В	.014	.018	.022	0.36	0.46	0.56
Overall Row Spacing §	eВ	.310	.370	.430	7.87	9.40	10.92
Mold Draft Angle Top	α	5	10	15	5	10	15
Mold Draft Angle Bottom	β	5	10	15	5	10	15

Notes:
Dimensions D and E1 do not include mold flash or protrusions. Mold flash or protrusions shall not exceed

.010" (0.254mm) per side.
JEDEC Equivalent: MS-001
Drawing No. C04-005

^{*} Controlling Parameter § Significant Characteristic

14-Lead Plastic Small Outline (SL) - Narrow, 150 mil (SOIC)



	Units		INCHES*		N	IILLIMETERS	3
Dimension	on Limits	MIN	NOM	MAX	MIN	NOM	MAX
Number of Pins	n		14			14	
Pitch	р		.050			1.27	
Overall Height	Α	.053	.061	.069	1.35	1.55	1.75
Molded Package Thickness	A2	.052	.056	.061	1.32	1.42	1.55
Standoff §	A1	.004	.007	.010	0.10	0.18	0.25
Overall Width	Е	.228	.236	.244	5.79	5.99	6.20
Molded Package Width	E1	.150	.154	.157	3.81	3.90	3.99
Overall Length	D	.337	.342	.347	8.56	8.69	8.81
Chamfer Distance	h	.010	.015	.020	0.25	0.38	0.51
Foot Length	L	.016	.033	.050	0.41	0.84	1.27
Foot Angle	f	0	4	8	0	4	8
Lead Thickness	С	.008	.009	.010	0.20	0.23	0.25
Lead Width	В	.014	.017	.020	0.36	0.42	0.51
Mold Draft Angle Top	α	0	12	15	0	12	15
Mold Draft Angle Bottom	β	0	12	15	0	12	15

Notes:

Dimensions D and E1 do not include mold flash or protrusions. Mold flash or protrusions shall not exceed .010" (0.254mm) per side.

JEDEC Equivalent: MS-012

Drawing No. C04-065

^{*} Controlling Parameter § Significant Characteristic

NOTES:

ON-LINE SUPPORT

Microchip provides on-line support on the Microchip World Wide Web (WWW) site.

The web site is used by Microchip as a means to make files and information easily available to customers. To view the site, the user must have access to the Internet and a web browser, such as Netscape or Microsoft Explorer. Files are also available for FTP download from our FTP site.

Connecting to the Microchip Internet Web Site

The Microchip web site is available by using your favorite Internet browser to attach to:

www.microchip.com

The file transfer site is available by using an FTP service to connect to:

ftp://ftp.microchip.com

The web site and file transfer site provide a variety of services. Users may download files for the latest Development Tools, Data Sheets, Application Notes, User's Guides, Articles and Sample Programs. A variety of Microchip specific business information is also available, including listings of Microchip sales offices, distributors and factory representatives. Other data available for consideration is:

- · Latest Microchip Press Releases
- Technical Support Section with Frequently Asked Questions
- · Design Tips
- · Device Errata
- Job Postings
- · Microchip Consultant Program Member Listing
- Links to other useful web sites related to Microchip Products
- Conferences for products, Development Systems, technical information and more
- · Listing of seminars and events

Systems Information and Upgrade Hot Line

The Systems Information and Upgrade Line provides system users a listing of the latest versions of all of Microchip's development systems software products. Plus, this line provides information on how customers can receive any currently available upgrade kits. The Hot Line Numbers are:

1-800-755-2345 for U.S. and most of Canada, and 1-480-792-7302 for the rest of the world.

013001

READER RESPONSE

It is our intention to provide you with the best documentation possible to ensure successful use of your Microchip product. If you wish to provide your comments on organization, clarity, subject matter, and ways in which our documentation can better serve you, please FAX your comments to the Technical Publications Manager at (480) 792-4150.

Please list the following information, and use this outline to provide us with your comments about this Data Sheet.

IO: RE:	Toomhoan abhoadann Managor	Total Pages Sent
Froi	CompanyAddress	
	plication (optional):	
Wou	ould you like a reply?YN	
Dev	evice: MCP2120 Literature Nu	mber: DS21618A
Que	uestions:	
1.	What are the best features of this document?	
2.	How does this document meet your hardware a	and software development needs?
3.	Do you find the organization of this data sheet	easy to follow? If not, why?
4.	What additions to the data sheet do you think w	vould enhance the structure and subject?
5.	What deletions from the data sheet could be m	ade without affecting the overall usefulness?
6.	Is there any incorrect or misleading information	(what and where)?
7.	How would you improve this document?	
8.	How would you improve our software, systems	, and silicon products?

PRODUCT IDENTIFICATION SYSTEM

To order or obtain information, e.g., on pricing or delivery, refer to the factory or the listed sales office.

PART NO. Device	X /XX Temperature Package Range	Examples: a) MCP2120-I/P = Industrial Temp., PDIP packaging b) MCP2120-I/SL = Industrial Temp.,
Device	MCP2120: Infrared Encoder/Decoder	SOIC package c) MCP2120T-I/SL = Tape and Reel, Industrial Temp., SOIC package
Temperature Range	$I = -40^{\circ}C \text{ to } +85^{\circ}C$	
Package	P = Plastic DIP (300 mil, Body), 14-lead SL = Plastic SOIC (150 mil, Body), 14-lead	

Sales and Support

Data Sheets

Products supported by a preliminary Data Sheet may have an errata sheet describing minor operational differences and recommended workarounds. To determine if an errata sheet exists for a particular device, please contact one of the following:

- 1. Your local Microchip sales office
- 2. The Microchip Corporate Literature Center U.S. FAX: (480) 792-7277
- 3. The Microchip Worldwide Site (www.microchip.com)

Please specify which device, revision of silicon and Data Sheet (include Literature #) you are using.

New Customer Notification System

Register on our web site (www.microchip.com/cn) to receive the most current information on our products.

NOTES:

"All rights reserved. Copyright © 2001, Microchip Technology Incorporated, USA. Information contained in this publication regarding device applications and the like is intended through suggestion only and may be superseded by updates. No representation or warranty is given and no liability is assumed by Microchip Technology Incorporated with respect to the accuracy or use of such information, or infringement of patents or other intellectual property rights arising from such use or otherwise. Use of Microchip's products as critical components in life support systems is not authorized except with express written approval by Microchip. No licenses are conveyed, implicitly or otherwise, under any intellectual property rights. The Microchip logo and name are registered trademarks of Microchip Technology Inc. in the U.S.A. and other countries. All rights reserved. All other trademarks mentioned herein are the property of their respective companies. No licenses are conveyed, implicitly or otherwise, under any intellectual property rights."

Trademarks

The Microchip name, logo, PIC, PICmicro, PICMASTER, PIC-START, PRO MATE, KEELOQ, SEEVAL, MPLAB and The Embedded Control Solutions Company are registered trademarks of Microchip Technology Incorporated in the U.S.A. and other countries.

Total Endurance, ICSP, In-Circuit Serial Programming, Filter-Lab, MXDEV, microID, FlexROM, fuzzyLAB, MPASM, MPLINK, MPLIB, PICDEM, ICEPIC, Migratable Memory, FanSense, ECONOMONITOR, Select Mode and microPort are trademarks of Microchip Technology Incorporated in the U.S.A.

Serialized Quick Term Programming (SQTP) is a service mark of Microchip Technology Incorporated in the U.S.A.

All other trademarks mentioned herein are property of their respective companies.

© 2001, Microchip Technology Incorporated, Printed in the U.S.A., All Rights Reserved.



Microchip received QS-9000 quality system certification for its worldwide headquarters, design and wafer fabrication facilities in Chandler and Tempe, Arizona in July 1999. The Company's quality system processes and procedures are QS-9000 compliant for its PICmicro® 8-bit MCUs, KEELO® code hopping devices, Serial EEPROMs and microperipheral products. In addition, Microchip's quality system for the design and manufacture of development systems is ISO 9001 certified.



WORLDWIDE SALES AND SERVICE

AMERICAS

Corporate Office

2355 West Chandler Blvd. Chandler, AZ 85224-6199 Tel: 480-792-7200 Fax: 480-792-7277 Technical Support: 480-792-7627 Web Address: http://www.microchip.com

Rocky Mountain

2355 West Chandler Blvd. Chandler, AZ 85224-6199 Tel: 480-792-7966 Fax: 480-792-7456

Atlanta

500 Sugar Mill Road, Suite 200B Atlanta, GA 30350

Tel: 770-640-0034 Fax: 770-640-0307

Austin

Analog Product Sales 8303 MoPac Expressway North Suite A-201 Austin, TX 78759 Tel: 512-345-2030 Fax: 512-345-6085

Boston

2 Lan Drive, Suite 120 Westford, MA 01886 Tel: 978-692-3848 Fax: 978-692-3821

Boston

Analog Product Sales Unit A-8-1 Millbrook Tarry Condominium 97 Lowell Road Concord, MA 01742 Tel: 978-371-6400 Fax: 978-371-0050

Chicago

333 Pierce Road, Suite 180 Itasca, IL 60143 Tel: 630-285-0071 Fax: 630-285-0075

Dallas

4570 Westgrove Drive, Suite 160 Addison, TX 75001 Tel: 972-818-7423 Fax: 972-818-2924

Dayton

Two Prestige Place, Suite 130 Miamisburg, OH 45342 Tel: 937-291-1654 Fax: 937-291-9175

Detroit

Tri-Atria Office Building 32255 Northwestern Highway, Suite 190 Farmington Hills, MI 48334 Tel: 248-538-2250 Fax: 248-538-2260

Los Angeles

18201 Von Karman, Suite 1090 Irvine, CA 92612

Tel: 949-263-1888 Fax: 949-263-1338

Mountain View

Analog Product Sales 1300 Terra Bella Avenue Mountain View, CA 94043-1836 Tel: 650-968-9241 Fax: 650-967-1590

New York

150 Motor Parkway, Suite 202 Hauppauge, NY 11788 Tel: 631-273-5305 Fax: 631-273-5335

San Jose

Microchip Technology Inc. 2107 North First Street, Suite 590 San Jose, CA 95131 Tel: 408-436-7950 Fax: 408-436-7955

Toronto

6285 Northam Drive, Suite 108 Mississauga, Ontario L4V 1X5, Canada Tel: 905-673-0699 Fax: 905-673-6509

ASIA/PACIFIC

Australia

Microchip Technology Australia Pty Ltd Suite 22, 41 Rawson Street Epping 2121, NSW Australia

Tel: 61-2-9868-6733 Fax: 61-2-9868-6755

China - Beijing

Microchip Technology Beijing Office Unit 915 New China Hong Kong Manhattan Bldg. No. 6 Chaoyangmen Beidajie Beijing, 100027, No. China Tel: 86-10-85282100 Fax: 86-10-85282104

China - Shanghai

Microchip Technology Shanghai Office Room 701, Bldg. B Far East International Plaza No. 317 Xian Xia Road Shanghai, 200051 Tel: 86-21-6275-5700 Fax: 86-21-6275-5060

Hong Kong

Microchip Asia Pacific RM 2101, Tower 2, Metroplaza 223 Hing Fong Road Kwai Fong, N.T., Hong Kong Tel: 852-2401-1200 Fax: 852-2401-3431

India

Microchip Technology Inc. India Liaison Office Divyasree Chambers 1 Floor, Wing A (A3/A4) No. 11, O'Shaugnessey Road Bangalore, 560 025, India Tel: 91-80-2290061 Fax: 91-80-2290062

Microchip Technology Intl. Inc.

Japan

Benex S-1 6F 3-18-20, Shinyokohama Kohoku-Ku, Yokohama-shi Kanagawa, 222-0033, Japan Tel: 81-45-471- 6166 Fax: 81-45-471-6122

ASIA/PACIFIC (continued)

Korea

Microchip Technology Korea 168-1, Youngbo Bldg. 3 Floor Samsung-Dong, Kangnam-Ku Seoul, Korea

Tel: 82-2-554-7200 Fax: 82-2-558-5934

Singapore

Microchip Technology Singapore Pte Ltd. 200 Middle Road #07-02 Prime Centre Singapore, 188980 Tel: 65-334-8870 Fax: 65-334-8850

Taiwan

Microchip Technology Taiwan 11F-3, No. 207 Tung Hua North Road Taipei, 105, Taiwan Tel: 886-2-2717-7175 Fax: 886-2-2545-0139

FUROPE

Denmark

Microchip Technology Denmark ApS Regus Business Centre Lautrup hoj 1-3 Ballerup DK-2750 Denmark Tel: 45 4420 9895 Fax: 45 4420 9910

France

Arizona Microchip Technology SARL Parc d'Activite du Moulin de Massy 43 Rue du Saule Trapu Batiment A - Ier Etage 91300 Massy, France Tel: 33-1-69-53-63-20 Fax: 33-1-69-30-90-79

Germany

Arizona Microchip Technology GmbH Gustav-Heinemann Ring 125 D-81739 Munich, Germany Tel: 49-89-627-144 0 Fax: 49-89-627-144-44

Germany

Analog Product Sales Lochhamer Strasse 13 D-82152 Martinsried, Germany Tel: 49-89-895650-0 Fax: 49-89-895650-22

Italy

Arizona Microchip Technology SRL Centro Direzionale Colleoni Palazzo Taurus 1 V. Le Colleoni 1 20041 Agrate Brianza Milan, Italy Tel: 39-039-65791-1 Fax: 39-039-6899883

United Kingdom

Arizona Microchip Technology Ltd. 505 Eskdale Road Winnersh Triangle Wokingham Berkshire, England RG41 5TU Tel: 44 118 921 5869 Fax: 44-118 921-5820

01/30/01

All rights reserved. © 2001 Microchip Technology Incorporated. Printed in the USA. 5/01 Printed on recycled paper.

Information contained in this publication regarding device applications and the like is intended through suggestion only and may be superseded by updates. It is your responsibility to ensure that your application meets with your specifications. No representation or warranty is given and no liability is assumed by Microchip Technology Incorporated with respect to the accuracy or use of such information, or infringement of patents or other intellectual property rights arising from such use or otherwise. Use of Microchip's products as critical components in life support systems is not authorized except with express written approval by Microchip. No licenses are conveyed, implicitly or otherwise, except as maybe explicitly expressed herein, under any intellectual property rights. The Microchip logo and name are registered trademarks of Microchip Technology Inc. in the U.S.A. and other countries. All rights reserved. All other trademarks mentioned herein are the property of their respective companies.

This datasheet has been download from:

www.datasheetcatalog.com

Datasheets for electronics components.