


**Description**

The MIK34063A Series is a monolithic control circuit containing the primary functions required for DC-to-DC converters. These devices consist of an internal temperature compensated reference, comparator, controlled duty cycle oscillator with an active current limit circuit, driver and high current output switch. This series was specifically designed to be incorporated in Step-Down and Step-Up and Voltage-Inverting applications with a minimum number of external components.


**Features**

- Operation from 3.0 V to 40 V Input
- Low Standby Current
- Current Limiting
- Output Switch Current to 1.5 A
- Output Voltage Adjustable
- Frequency Operation to 100 kHz
- Precision 2% Reference

**Pin connections**



**Schematic Diagram**



**Absolute Maximum Ratings**

Symbol	Parameter	Maximum	Units
$V_{CC}$	Power Supply Voltage	40	Vdc
$V_{IR}$	Comparator Input Voltage Range	-0.3 to +40	Vdc
$V_{C(switch)}$	Switch Collector Voltage	40	Vdc
$V_{E(switch)}$	Switch Emitter Voltage ( $V_{PIN1} = 40\text{ V}$ )	40	Vdc
$V_{CE(switch)}$	Switch Collector to Emitter Voltage	40	Vdc
$V_{C(driver)}$	Driver Collector Voltage	40	Vdc
$I_{C(driver)}$	Driver Collector Current (Note 1)	100	mA
$I_{SW}$	Switch Current	1.5	A
$T_J$	Operating Junction Temperature	+150	°C
$T_A$	Operating Ambient Temperature Range	0 to +70	°C
$T_{stg}$	Storage Temperature Range	-65 to +150	°C

**Electrical characteristics**

(V<sub>CC</sub> = 5.0 V, T<sub>A</sub> = T<sub>low</sub> to T<sub>high</sub>, unless otherwise specified.)

Characteristics	Symbol	Min	Typ	Max	Units
<b>OSCILLATOR</b>					
Frequency (V <sub>pin5</sub> = 0V, C <sub>T</sub> = 1.0 nF, T <sub>A</sub> = 25°C)	f <sub>OSC</sub>	24	33	42	kHz
Charge Current (V <sub>CC</sub> = 5.0V to 40V, T <sub>A</sub> = 25°C)	I <sub>chg</sub>	24	35	42	μA
Discharge Current (V <sub>CC</sub> = 5.0V to 40V, T <sub>A</sub> = 25°C)	I <sub>dischg</sub>	140	220	260	μA
Discharge to Charge Current Ratio (Pin 7 to V <sub>CC</sub> , T <sub>A</sub> = 25°C)	I <sub>dischg</sub> / I <sub>chg</sub>	5.2	6.5	7.5	–
Current Limit Sense Voltage (I <sub>chg</sub> = I <sub>dischg</sub> , T <sub>A</sub> = 25°C)	V <sub>ipk(sence)</sub>	250	300	350	mV
<b>OUTPUT SWITCH (NOTE 2)</b>					
Saturation Voltage, Darlington Connection (I <sub>SW</sub> = 1.0 A, Pins 1, 8 connected)	V <sub>CE(sat)</sub>	–	1.0	1.3	V
Saturation Voltage, Darlington Connection (I <sub>SW</sub> = 1.0 A, R <sub>pin 8</sub> = 82Ω to V <sub>CC</sub> , Forced β ≅ 20)	V <sub>CE(sat)</sub>	–	0.45	0.7	V
DC Current Gain (I <sub>SW</sub> = 1.0 A, V <sub>CE</sub> = 5.0 V, T <sub>A</sub> = 25°C)	h <sub>FE</sub>	50	75	–	–
Collector Off-State Current (V <sub>CE</sub> = 40 V)	I <sub>C(off)</sub>	–	40	100	μA
<b>COMPARATOR</b>					
Threshold Voltage (T <sub>A</sub> =25°C) (T <sub>A</sub> =T <sub>low</sub> to T <sub>high</sub> )	V <sub>th</sub>	1.225 1.21	1.25 –	1.275 1.29	V
Threshold Voltage Line Regulation (V <sub>CC</sub> =3.0 V to 40 V)	Reg <sub>line</sub>	–	1.4	5.0	mV
Input Bias Current (V <sub>in</sub> =0 V)	I <sub>IB</sub>	–	-20	-400	nA
<b>TOTAL DEVICE</b>					
Supply Current (V <sub>CC</sub> = 5.0 V to 40 V, C <sub>T</sub> = 1.0 nF, Pin 7 = V <sub>CC</sub> , V <sub>pin 5</sub> > V <sub>th</sub> , Pin 2 = Gnd, remaining pins open)	I <sub>CC</sub>	–	–	4.0	mA

Note1: Maximum package power dissipation limits must be observed.

Note2: Low duty cycle pulse techniques are used during test to maintain junction temperature as close to ambient temperature as possible.

**Typical Performance Characteristics**




Figure 1. Output Switch On-Off Time versus Oscillator Timing Capacitor.




Figure 2. Timing Capacitor Waveform.




Figure 3. Emitter Follower Configuration Output Saturation Voltage versus Emitter Current.




Figure 4. Common Emitter Configuration Output Switch Saturation Voltage versus Collector Current.




Figure 5. Current Limit Sense Voltage versus Temperature.




Figure 6. Standby Supply Current versus Supply Voltage.

**Application Information**




Figure 1. Step-Up Converter.




Figure 2a. External NPN Switch.

Figure 2b. External NPN Saturated Switch.

Figure 2. External Current Boost Connections for  $I_c$  Peak Greater than 1.5 A.




Figure 3. Step-Down Converter.




Figure 4a. External NPN Switch.




Figure 4b. External PNP Saturated Switch.

Figure 4. External Current Boost Connections for  $I_c$  Peak Greater than 1.5 A.




Figure 5. Voltage Inverting Converter.




Figure 6a. External NPN Switch.




Figure 6b. External PNP Saturated Switch.

Figure 6. External Current Boost Connections for  $I_c$  Peak Greater than 1.5 A.

**Design Formula Table**

Calculation	Step-Up	Step-Down	Voltage-Inverting
$t_{on}/t_{off}$	$\frac{V_{out} + V_F - V_{in(min)}}{V_{in(min)} - V_{sat}}$	$\frac{V_{out} + V_F}{V_{in(min)} - V_{sat} - V_{out}}$	$\frac{ V_{out}  + V_F}{V_{in} + V_{sat}}$
$(t_{on} + t_{off})_{max}$	$\frac{1}{f_{min}}$	$\frac{1}{f_{min}}$	$\frac{1}{f_{min}}$
$C_T$	$4.0 \times 10^{-5} t_{on}$	$4.0 \times 10^{-5} t_{on}$	$4.0 \times 10^{-5} t_{on}$
$I_{pk(switch)}$	$2I_{out(max)} \left( \frac{t_{on}}{t_{off}} + 1 \right)$	$2I_{out(max)}$	$2I_{out(max)} \left( \frac{t_{on}}{t_{off}} + 1 \right)$
$R_{SC}$	$0.3/I_{pk(switch)}$	$0.3/I_{pk(switch)}$	$0.3/I_{pk(switch)}$
$L_{(min)}$	$\left( \frac{V_{in(min)} - V_{sat}}{I_{pk(switch)}} \right) \times t_{on(max)}$	$\left( \frac{V_{in(min)} - V_{sat} - V_{out}}{I_{pk(switch)}} \right) \times t_{on(max)}$	$\left( \frac{V_{in(min)} - V_{sat}}{I_{pk(switch)}} \right) \times t_{on(max)}$
$C_O$	$9 \frac{I_{out} t_{on}}{V_{ripple(pp)}}$	$\frac{I_{pk(switch)} (t_{on} + t_{off})}{8V_{ripple(pp)}}$	$9 \frac{I_{out} t_{on}}{V_{ripple(pp)}}$

**TERMS AND DEFINITIONS**

$V_{sat}$  - Saturation voltage of the output switch.

$V_F$  - Forward voltage drop of the output rectifier.

The following power supply characteristics must be chosen:

$$|V_{out}| = 1.25 \left( 1 + \frac{R_2}{R_1} \right)$$

$V_{in}$  - Nominal input voltage.


$V_{out}$  - Desired output voltage,

$I_{out}$  - Desired output current.

$f_{min}$  - Minimum desired output switching frequency at the selected values of  $V_{in}$  and  $I_O$ .

$V_{ripple(p-p)}$  - Desired peak-to-peak output ripple voltage. In practice, the calculated capacitor ripple will need to be increased due to its equivalent series resistance and board layout. The ripple voltage should be kept to a low value since it will directly affect the line and load regulation.


**Pad Location MIK 34063A**



Chip size: 1.95 x 2.0 mm

Pad N	Pad name
1	Switch Collector
2	Switch Emitter
3	Timing Capacitor
4	Gnd
5	Comparator Inverting Input
6	V <sub>CC</sub>
7	I <sub>pk</sub> Sence
8	Driver Collector

**Pad Location MIK 34063A (new design)**



Chip size: 1.72 x 1.82 mm

Pad N	Pad name
1	Switch Collector (Note 1)
2	Switch Emitter (Note 1)
3	Timing Capacitor
4	Gnd
5	Comparator Inverting Input
6	V <sub>CC</sub>
7	I <sub>pk</sub> Sence
8	Driver Collector

Note 1: Two wires must be connected to 1 and 2 pin.