SWITCHMODE[™] Series **NPN Silicon Power Darlington Transistor with Base-Emitter Speedup Diode**

The MJ10023 Darlington transistor is designed for high-voltage, high-speed, power switching in inductive circuits where fall time is critical. It is particularly suited for line-operated switchmode applications such as:

- AC and DC Motor Controls
- Switching Regulators
- Inverters
- Solenoid and Relay Drivers
- Fast Turn–Off Times

MAXIMUM RATINGS

- 150 ns Inductive Fall Time @ 25°C (Typ) 300 ns Inductive Storage Time @ 25°C (Typ)
- Operating Temperature Range 65 to + 200°C
- 100°C Performance Specified for:

Reversed Biased SOA with Inductive Loads Switching Times with Inductive Loads Saturation Voltages Leakage Currents



MJ10023

40 AMPERE NPN SILICON POWER DARLINGTON TRANSISTOR **400 VOLTS 250 WATTS**



Rating	Symbol	Мах	Unit
Collector–Emitter Voltage	V _{CEO}	400	Vdc
Collector-Emitter Voltage	V _{CEV}	600	Vdc
Emitter Base Voltage	V _{EB}	80	Vdc
Collector Current — Continuous — Peak (1)	I _C I _{CM}	40 80	Adc
Base Current — Continuous — Peak (1)	I _B I _{BM}	20 40	Adc
Total Power Dissipation @ $T_C = 25^{\circ}C$ @ $T_C = 100^{\circ}C$ Derate above $25^{\circ}C$	PD	250 143 1.43	Watts W/°C
Operating and Storage Junction Temperature Range	T _J , T _{stg}	-65 to +200	°C

THERMAL CHARACTERISTICS

Characteristic	Symbol	Мах	Unit
Thermal Resistance, Junction to Case	$R_{\theta JC}$	0.7	°C/W
Maximum Lead Temperature for Soldering Purposes: 1/8" from Case for 5 Seconds	TL	275	°C

(1) Pulse Test: Pulse Width = 5 ms, Duty Cycle \leq 10%.



ELECTRICAL CHARACTERISTICS (T_C = 25° C unless otherwise noted)

	Symbol	Min	Тур	Мах	Unit		
OFF CHARACTERISTICS	;						
Collector–Emitter Sustain ($I_C = 100 \text{ mA}, I_B = 0$)	ning Voltage (Table 1)	V _{CEO(sus)}	400	_	_	Vdc	
$ Collector Cutoff Current \\ (V_{CEV} = Rated Value, \\ (V_{CEV} = Rated Value, \\$	V _{BE(off)} = 1.5 Vdc) V _{BE(off)} = 1.5 Vdc, T _C = 150°C)	ICEV			0.25 5.0	mAdc	
Collector Cutoff Current (V _{CE} = Rated V _{CEV} , R	_{BE} = 50 Ω, T _C = 100°C)	I _{CER}	—	— — 5.0			
Emitter Cutoff Current ($V_{EB} = 2.0 \text{ V}, I_C = 0$)		I _{EBO}	—	—	175	mAdc	
SECOND BREAKDOWN		•			•		
Second Breakdown Colle	ector Current with Base Forward Biased	I _{S/b}		See Figure 13			
Clamped Inductive SOA	with Base Reverse Biased	RBSOA		See Fig	gure 14		
ON CHARACTERISTICS	(1)						
DC Current Gain (I _C = 10 Adc, V _{CE} = 5.	0 V)	h _{FE}	50	_	600		
$\label{eq:constraint} \begin{array}{l} \mbox{Collector-Emitter Satura} \\ \mbox{(I}_{C} = 20 \mbox{ Adc}, \mbox{ I}_{B} = 1.0 \\ \mbox{(I}_{C} = 40 \mbox{ Adc}, \mbox{ I}_{B} = 5.0 \\ \mbox{(I}_{C} = 20 \mbox{ Adc}, \mbox{ I}_{B} = 10 \\ \end{array}$	Adc) Adc)	V _{CE(sat)}		_ _ _	2.2 5.0 2.5	Vdc	
$\begin{array}{l} \text{Base-Emitter Saturation} \\ (I_{C} = 20 \text{ Adc}, I_{B} = 1.2 \text{ Ac}) \\ (I_{C} = 20 \text{ Adc}, I_{B} = 1.2 \text{ Ac}) \end{array}$	Adc)	V _{BE(sat)}	_		2.5 2.5	Vdc	
Diode Forward Voltage (I _F = 20 Adc)		V _f	_	2.5	5.0	Vdc	
DYNAMIC CHARACTERI	STICS		1		1		
Output Capacitance ($V_{CB} = 10 \text{ Vdc}, I_E = 0,$	f _{test} = 1.0 kHz)	C _{ob}	150	_	600	pF	
SWITCHING CHARACTE	RISTICS						
Resistive Load (Table 1)						
Delay Time		t _d	—	0.03	0.2	μs	
Rise Time	$(V_{CC} = 250 \text{ Vdc}, I_C = 20 \text{ A}, I_{B1} = 1.0 \text{ Adc},$	t _r	—	0.4	1.2	μs	
Storage Time	V _{BE(off)} = 5.0 V, t _p = 50 μs, Duty Cycle ≤ 2.0%)	t _s	_	0.9	2.5	μs	
Fall Time		t _f	_	0.3	0.9	μs	
Inductive Load, Clampo	ed (Table 1)						
Storage Time		t _{sv}	—	1.9	4.4	μs	
Crossover Time	Crossover Time $(I_{CM} = 20 \text{ A}, V_{CEM} = 250 \text{ V}, I_{B1} = 1.0 \text{ A}, V_{BE(off)} = 5 \text{ V}, T_C = 100^{\circ}\text{C})$		—	0.6	2.0	μs	
Fall Time		t _{fi}	—	0.3	—	μs	
Storage Time		t _{sv}	—	1.0	—	μs	
Crossover Time $(I_{CM} = 20 \text{ A}, V_{CEM} = 250 \text{ V}, I_{B1} = 1.0 \text{ A}, V_{BE(off)} = 5 \text{ V}, T_{C} = 25^{\circ}\text{C})$		t _c	—	0.3	—	μs	
Fall Time		t _{fi}	_	0.15	_	μs	

(1) Pulse Test: PW = 300 μ s, Duty Cycle \leq 2%.

TYPICAL ELECTRICAL CHARACTERISTICS



	V _{CEO(sus)}	RBSOA AND INDUCTIVE SWITCHING	RESISTIVE SWITCHING
INPUT CONDITIONS	$\begin{array}{c} 20 \Omega \\ 0 \\ \hline \\ 0 \\ \hline \\ \end{array} \begin{array}{c} 20 \Omega \\ \hline \\ 0 \\ \hline $	INDUCTIVE TEST CIRCUIT TUT IN- SEE ABOVE FOR DETAILED CONDITIONS 2 = R_{coil} R_{coil} R_{coil} L_{coil} V_{CC} R_{CC}	TURN-ON TIME I_{B1} I_{E1} I_{E1
			$\begin{array}{l} V_{CC} = 250 \;V \\ R_L = 12.5 \;\Omega \\ Pulse \; Width = 25 \;\mu s \end{array}$
TEST CIRCUITS		OUTPUT WAVEFORMS t_1 Adjusted to Obtain I_C t_1 $t_1 \approx \frac{L_{coil} (I_{CM})}{V_{CC}}$ t_1 $t_2 \approx \frac{L_{coil} (I_{CM})}{V_{clamp}}$ t_2 t_3 t_2 t_3 t_2 t_3 t_2 t_3 t_2 t_3 t_4 t_3 t_2 t_3 t_2 t_3 t_3 t_4 t_3 t_4 t_4 t_3	RESISTIVE TEST CIRCUIT $1 \bigcirc UT \bigcirc R_L$ $2 \bigcirc U \bigcirc U \bigcirc V_{CC}$ $= \bigcirc V_{CC}$



Figure 7. Inductive Switching Measurements

Figure 8. Typical Peak Reverse Base Current



Figure 9. Typical Inductive Switching Times

SWITCHING TIMES NOTE

In resistive switching circuits, rise, fall, and storage times have been defined and apply to both current and voltage waveforms since they are in phase. However, for inductive loads which are common to SWITCHMODE power supplies and hammer drivers, current and voltage waveforms are not in phase. Therefore, separate measurements must be made on each waveform to determine the total switching time. For this reason, the following new terms have been defined.

 t_{sv} = Voltage Storage Time, 90% I_{B1} to 10% V_{CEM}

 t_{rv} = Voltage Rise Time, 10–90% V_{CEM}

 t_{fi} = Current Fall Time, 90–10% I_{CM}

t_{ti} = Current Tail, 10–2% I_{CM}

 $t_c = Crossover Time$, 10% V_{CEM} to 10% I_{CM}

An enlarged portion of the inductive switching waveform is shown in Figure 7 to aid on the visual identity of these terms. For the designer, there is minimal switching loss during storage time and the predominant switching power losses occur during the crossover interval and can be obtained using the standard equation from AN–222A:

$\mathsf{P}_{\mathsf{SWT}} = 1/2 \; \mathsf{V}_{\mathsf{CC}} \mathsf{I}_{\mathsf{C}}(\mathsf{t}_{\mathsf{c}}) \mathsf{f}$

In general, $t_{rv} + t_{fi} \cong t_c$. However, at lower test currents this relationship may not be valid.

As is common with most switching transistors, resistive switching is specified at 25° C and has become a benchmark for designers. However, for designers of high frequency converter circuits, the user orientated specifications which make this a "SWITCHMODE" transistor are the inductive switching speeds (t_c and t_{sy}) which are guaranteed at 100°C.



Figure 10. Typical Turn–On Switching Times

RESISTIVE SWITCHING



Figure 11. Typical Turn–Off Switching Times



Figure 12. Thermal Response

The Safe Operating Area figures shown in Figures 13 and 14 are specified for these devices under the test conditions shown.



Figure 13. Maximum Forward Bias Safe Operating Area





SAFE OPERATING AREA INFORMATION

FORWARD BIAS

There are two limitations on the power handling ability of a transistor: average junction temperature and second breakdown. Safe operating area curves indicate I_C-V_{CE} limits of the transistor that must be observed for reliable operation; i.e., the transistor must not be subjected to greater dissipation than the curves indicate.

The data of Figure 13 is based on $T_C = 25^{\circ}C$; $T_{J(pk)}$ is variable depending on power level. Second breakdown pulse limits are valid for duty cycles to 10% but must be derated when $T_C \ge 25^{\circ}C$. Second breakdown limitations do not derate the same as thermal limitations. Allowable current at the voltages shown on Figure 13 may be found at any case temperature by using the appropriate curve on Figure 15.

 $T_{J(pk)}$ may be calculated from the data in Figure 12. At high case temperatures, thermal limitations will reduce the power that can be handled to values less than the limitations imposed by second breakdown.

REVERSE BIAS

For inductive loads, high voltage and high current must be sustained simultaneously during turn–off, in most cases, with the base to emitter junction reverse biased. Under these conditions the collector voltage must be held to a safe level at or below a specific value of collector current. This can be accomplished by several means such as active clamping, RC snubbing, load line shaping, etc. The safe level for these devices is specified as Reverse Bias Safe Operating Area and represents the voltage–current condition allowable during reverse biased turn–off. This rating is verified under clamped conditions so that the device is never subjected to an avalanche mode. Figure 14 gives the RBSOA characteristics.



PACKAGE DIMENSIONS

CASE 197A-05 TO-204AE (TO-3) ISSUE J



NOTES: 1. DIMENSIONING AND TOLERANCING PER ANSI Y14.5M, 1982. 2. CONTROLLING DIMENSION: INCH.							
		INC	HES	MILLIN			
	DIM	MIN	MAX	MIN	MAX		
	Α	1.530 REF		38.86 REF			
	В	0.990	1.050	25.15	26.67		
	С	0.250	0.335	6.35	8.51		
	-	0.057	0.000	4.45	4 00		

C	0.250	0.335	6.35	8.51		
D	0.057	0.063	1.45	1.60		
E	0.060	0.070	1.53	1.77		
G	0.430	BSC	10.92	10.92 BSC		
Н	0.215	BSC	5.46 BSC			
K	0.440	0.480	11.18	12.19		
L	0.665 BSC		16.89 BSC			
N	0.760	0.830	19.31	21.08		
Q	0.151	0.165	3.84	4.19		
U	1.187 BSC		30.15 BSC			
۷	0.131	0.188	3.33 4.77			

STYLE 1: PIN 1. BASE 2. EMITTER CASE: COLLECTOR

SWITCHMODE is a trademark of Semiconductor Components Industries, LLC.

ON Semiconductor and without further notice to any products herein. SCILLC makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does SCILLC assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. "Typical" parameters which may be provided in SCILLC data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. SCILLC does not convey any license under its patent rights nor the rights of others. SCILLC products are not designed, intended, or authorized for use as components in systems intended for surgical implant into the body, or other applications intended to support or sustain life, or for any other application in which the failure of the SCILLC product could create a situation where personal injury or death may occur. Should Buyer purchase or use SCILLC products for any such unintended or unauthorized application, Buyer shall indemnify and hold SCILLC and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that SCILLC was negligent regarding the design or manufacture of the part. SCILLC is an Equal Opportunity/Affirmative Action Employer.

PUBLICATION ORDERING INFORMATION

NORTH AMERICA Literature Fulfillment:

Literature Distribution Center for ON Semiconductor P.O. Box 5163, Denver, Colorado 80217 USA Phone: 303–675–2175 or 800–344–3860 Toll Free USA/Canada Fax: 303–675–2176 or 800–344–3867 Toll Free USA/Canada Email: ONlit@hibbertco.com Fax Response Line: 303–675–2167 or 800–344–3810 Toll Free USA/Canada

N. American Technical Support: 800-282-9855 Toll Free USA/Canada

EUROPE: LDC for ON Semiconductor – European Support

- German Phone: (+1) 303–308–7140 (Mon–Fri 2:30pm to 7:00pm CET) Email: ONlit–german@hibbertco.com French Phone: (+1) 303–308–7141 (Mon–Fri 2:00pm to 7:00pm CET)
- French Phone: (+1) 303–308–7141 (Mon–Fri 2:00pm to 7:00pm CET Email: ONlit-french@hibbertco.com
- English Phone: (+1) 303–308–7142 (Mon–Fri 12:00pm to 5:00pm GMT) Email: ONlit@hibbertco.com

EUROPEAN TOLL-FREE ACCESS*: 00-800-4422-3781 *Available from Germany, France, Italy, UK, Ireland

CENTRAL/SOUTH AMERICA:

Spanish Phone: 303–308–7143 (Mon–Fri 8:00am to 5:00pm MST) Email: ONlit–spanish@hibbertco.com Toll–Free from Mexico: Dial 01–800–288–2872 for Access – then Dial 866–297–9322

ASIA/PACIFIC: LDC for ON Semiconductor – Asia Support Phone: 1–303–675–2121 (Tue–Fri 9:00am to 1:00pm, Hong Kong Time) Toll Free from Hong Kong & Singapore: 001–800–4422–3781 Email: ONlit–asia@hibbertco.com

JAPAN: ON Semiconductor, Japan Customer Focus Center 4–32–1 Nishi–Gotanda, Shinagawa–ku, Tokyo, Japan 141–0031 Phone: 81–3–5740–2700 Email: r14525@onsemi.com

ON Semiconductor Website: http://onsemi.com

For additional information, please contact your local Sales Representative.