

# **NDC7001C**

## **Dual N & P-Channel Enhancement Mode Field Effect Transistor**

## **General Description**

These dual N & P-Channel Enhancement Mode Field Effect Transistors are produced using Fairchild's proprietary, high cell density, DMOS technology. This very high density process has been designed to minimize on-state resistance, provide rugged and reliable performance and fast switching. These device is particularly suited for low voltage, low current, switching, and power supply applications.

#### **Features**


• Q1 0.51 A, 60V.  $R_{DS(ON)} = 2 \Omega @ V_{GS} = 10 V$ 


 $R_{DS(ON)} = 4 \Omega @ V_{GS} = 4.5 V$ 

• **Q2** -0.34 A, 60V.  $R_{DS(ON)} = 5 \Omega @ V_{GS} = -10 V$ 

 $R_{DS(ON)} = 7.5\Omega$  @  $V_{GS} = -4.5$  V

- High saturation current
- High density cell design for low RDS(ON)
- Proprietary SuperSOT<sup>TM</sup> –6 package: design using copper lead frame for superior thermal and electrical capabilities





## Absolute Maximum Ratings T<sub>A</sub>=25°C unless otherwise noted

Symbol	Parameter	Q1	Q2	Units	
V <sub>DSS</sub>	Drain-Source Voltage		60	-60	V
V <sub>GSS</sub>	Gate-Source Voltage		±20	±20	
I <sub>D</sub>	Drain Current - Continuous	(Note 1a)	0.51	-0.34	А
	- Pulsed		1.5	-1	
P <sub>D</sub>	Power Dissipation for Single Operation (Note 1a)		0.		
		(Note 1b)	0	.9	W
		(Note 1c)	0	.7	
T <sub>J</sub> , T <sub>STG</sub>	Operating and Storage Junction Tempera	–55 to	+150	°C	

## **Thermal Characteristics**

$R_{\theta JA}$	Thermal Resistance, Junction-to-Ambient	(Note 1a)	130	°C/W
R <sub>θJC</sub>	Thermal Resistance, Junction-to-Case	(Note 1)	60	

**Package Marking and Ordering Information** 

Device Marking	Device	Reel Size	Tape width	Quantity
.01C	NDC7001C	7"	8mm	3000

Symbol	Parameter		Test Conditions		Min	Тур	Max	Units
Off Char	acteristics		•					
BV <sub>DSS</sub>	Drain-Source Breakdown Volta	ge	$V_{GS} = 0 \text{ V},  I_{D} = 250 \mu\text{A}$	Q1 Q2	60 -60			V
ΔBV <sub>DSS</sub>	Breakdown Voltage Temperatu	re	$V_{GS} = 0 \text{ V}, \qquad I_{D} = -250 \mu\text{A}$ $I_{D} = 250 \mu\text{A}, \text{Ref. to } 25^{\circ}\text{C}$	Q1	-00	67		mV/°C
$\Delta T_{J}$	Coefficient		$I_D = -250 \mu\text{A}, \text{Ref. to } 25^{\circ}\text{C}$	Q2		<b>-</b> 57		
I <sub>DSS</sub>	Zero Gate Voltage Drain Currer	nt	$V_{DS} = 48 \text{ V},  V_{GS} = 0 \text{ V}$ $V_{DS} = -48 \text{ V},  V_{GS} = 0 \text{ V}$	Q1 Q2			1 –1	μΑ
I <sub>GSSF</sub>	Gate-Body Leakage, Forward		$V_{GS} = 20 \text{ V},  V_{DS} = 0 \text{ V}$	All			100	nA
I <sub>GSSR</sub>	Gate-Body Leakage, Reverse		$V_{GS} = -20 \text{ V}, V_{DS} = 0 \text{ V}$	All			-100	nA
On Char	acteristics (Note 2)							
V <sub>GS(th)</sub>	Gate Threshold Voltage	Q1	$V_{DS} = V_{GS}$ , $I_D = 250 \mu A$		1	2.1	2.5	V
		Q2	$V_{DS} = V_{GS}$ , $I_{D} = -250 \mu A$		-1	-1.9	-3.5	
$\Delta V_{GS(th)}$	Gate Threshold Voltage	Q1	$I_D = 250 \mu A$ , Referenced. to	25°C		-3.8		mV/°C
$\Delta T_J$	Temperature Coefficient	Q2	$I_D = -250 \mu\text{A}, \text{Ref. to } 25^{\circ}\text{C}$			3.2		
R <sub>DS(on)</sub>	Static Drain-Source	Q1	$V_{GS} = 10 \text{ V},  I_{D} = 0.51 \text{ A}$		İ	1	2	Ω
	On–Resistance		$V_{GS} = 4.5 \text{ V}, I_D = 0.35 \text{ A}$	25∘€		2	4	
			$V_{GS} = 10 \text{ V}, I_D = 0.51 \text{ A}, T_J=1$ $V_{GS} = -10 \text{ V}, I_D = -0.34 \text{ A}$	25 C		1.7 1.2	3.5 5	
		Q2	$V_{GS} = -10 \text{ V}, I_D = -0.34 \text{ A}$ $V_{GS} = -4.5 \text{ V}, I_D = -0.25 \text{ A}$			1.5	7.5	
			$V_{GS} = -10V, I_D = -0.34A, T_J = 1$	25°C		1.9	10	
$I_{D(on)}$	On-State Drain Current	Q1	$V_{GS} = 10 \text{ V}$ $V_{DS} = 10 \text{ V}$		1.5			Α
		Q2	$V_{GS} = -10 \text{ V}$ $V_{DS} = -10 \text{ V}$		-1			
<b>g</b> <sub>FS</sub>	Forward Transconductance	Q1	$V_{DS} = 10 \text{ V}$ $I_{D} = 0.51 \text{ A}$			380		mS
		Q2	$V_{DS} = -10 \text{ V}$ $I_{D} = -0.34 \text{A}$			700		
Dvnamio	Characteristics	-						
C <sub>iss</sub>	Input Capacitance	Q1	For <b>Q1</b> :			20		pF
		Q2	$V_{DS} = 25 \text{ V},  V_{GS} = 0 \text{ V}$			66		
Coss	Output Capacitance	Q1	f = 1.0MHz			11		pF
		Q2	For <b>Q2</b> :			13		
$C_{rss}$	Reverse Transfer Capacitance	Q1	$V_{DS} = -25 \text{ V},  V_{GS} = 0 \text{ V}$ f = 1.0 MHz			4.3		pF
D.	O-1- D'-1	Q2	I = I.UVINZ			6		
$R_G$	Gate Resistance	Q1 Q2	$V_{GS} = 15 \text{ mV}, f = 1.0 \text{ MHz}$			11.2 11.2		Ω
0	01	Q2				11.2		
	ng Characteristics (Note 2)	04				2.0	F.C.	
$t_{d(on)}$	Turn-On Delay Time	Q1 Q2	For <b>Q1</b> : V <sub>DS</sub> =25 V, I <sub>DS</sub> = 1 A			2.8 3.2	5.6 6.4	ns
t <sub>r</sub>	Turn-On Rise Time	Q1	$V_{GS} = 10 \text{ V},  R_{GEN} = 6 \Omega$			8	16	ns
NI.	Tam On Not Time	Q2	For <b>Q2</b> :			10	20	113
t <sub>d(off)</sub>	Turn-Off Delay Time	Q1	$V_{DS} = -25 \text{ V},  I_{DS} = -1 \text{ A}$			14	26	ns
	, 	Q2	$V_{GS}$ = -10 V, $R_{GEN}$ = 6 $\Omega$			8	16	
t <sub>f</sub>	Turn-Off Fall Time	Q1				4	8	ns
		Q2				1	2	
$Q_g$	Total Gate Charge	Q1	For <b>Q1</b> :			1.1	1.5	nC
	Coto Course Charas	Q2	$V_{DS} = 25 \text{ V},  I_{DS} = 0.51 \text{ A}$ $V_{GS} = 10 \text{ V},  R_{GEN} = 6 \Omega$			1.6	2.2	
$Q_{gs}$	Gate–Source Charge	Q1 Q2	For <b>Q2</b> :			0.2		nC
Q <sub>gd</sub>	Gate-Drain Charge	Q1	$V_{DS} = -25 \text{ V},  I_{DS} = -0.35 \text{ A}$			0.3		nC
<b>∽</b> ga	Jako Brain Griange	Q2	$V_{GS}$ = -10 V, $R_{GEN}$ = 6 $\Omega$		-	0.3		1 110

# Symbol Parameter

T<sub>A</sub> = 25°C unless otherwise noted

Symbol	Parameter		Test Conditions		Min	Тур	Max	Units
Drain-So	Drain-Source Diode Characteristics and Maximum Ratings							
Is	Maximum Continuous Drain–Source Diode Forward Current Q			Q1			0.51	Α
	Q2						-0.34	
V <sub>SD</sub>	Drain-Source Diode Forward		$V_{GS} = 0 \text{ V}, I_S = 0.51 \text{ A}$ (Note 2)			0.8	1.2	٧
	Voltage	Q2	$V_{GS} = 0 \text{ V}, I_{S} = -0.34 \text{ A}$ (No	ote 2)		-0.8	-1.4	
t <sub>rr</sub>	Diode Reverse Recovery Q1 $I_F = 0.51 \text{ A}, d_{iF}/d_t = 100 \text{ A}/\mu\text{s}$			18		nS		
	Time		$I_F = -0.34 \text{ A},  d_{iF}/d_t = 100 \text{ A}/\mu\text{s}$			16		
Q <sub>rr</sub>	Q <sub>rr</sub> Diode Reverse Recovery Charge Q1		$I_F = 0.51 \text{ A}, d_{iF}/d_t = 100 \text{ A}/\mu \text{s}$	i		16		nC
			$I_F = -0.34 \text{ A},  d_{iF}/d_t = 100 \text{ A}/\mu\text{s}$			11		

#### Notes

1.  $R_{\theta JA}$  is the sum of the junction-to-case and case-to-ambient thermal resistance where the case thermal reference is defined as the solder mounting surface of the drain pins.  $R_{\theta JC}$  is guaranteed by design while  $R_{\theta CA}$  is determined by the user's board design.



a) 130 °C/W when mounted on a 0.125 in² pad of 2 oz. copper.



b) 140°C/W when mounted on a .005 in² pad of 2 oz copper



c) 180°C/W when mounted on a minimum pad.

Scale 1:1 on letter size paper

2. Pulse Test: Pulse Width < 300µs, Duty Cycle < 2.0%

# **Typical Characteristics: N-Channel**




Figure 1. On-Region Characteristics.




Figure 3. On-Resistance Variation withTemperature.




Figure 5. Transfer Characteristics.




Figure 2. On-Resistance Variation with Drain Current and Gate Voltage.




Figure 4. On-Resistance Variation with Gate-to-Source Voltage.





Figure 6. Body Diode Forward Voltage Variation with Source Current and Temperature.

## Typical Characteristics: N-Channel (continued)






Figure 7. Gate Charge Characteristics.




Figure 8. Capacitance Characteristics.




Figure 9. Maximum Safe Operating Area.






Figure 21. Transient Thermal Response Curve.

Thermal characterization performed using the conditions described in Note 1c. Transient thermal response will change depending on the circuit board design.

# **Typical Characteristics: P-Channel**




Figure 11. On-Region Characteristics.




Figure 13. On-Resistance Variation withTemperature.




Figure 15. Transfer Characteristics.




Figure 12. On-Resistance Variation with Drain Current and Gate Voltage.




Figure 14. On-Resistance Variation with Gate-to-Source Voltage.





Figure 16. Body Diode Forward Voltage Variation with Source Current and Temperature.

## **Typical Characteristics: P-Channel** (continued)






Figure 17. Gate Charge Characteristics.




Figure 18. Capacitance Characteristics.




Figure 19. Maximum Safe Operating Area.






Figure 21. Transient Thermal Response Curve.

Thermal characterization performed using the conditions described in Note 1c. Transient thermal response will change depending on the circuit board design.

#### **TRADEMARKS**

The following are registered and unregistered trademarks Fairchild Semiconductor owns or is authorized to use and is not intended to be an exhaustive list of all such trademarks.

FAST ® SILENT SWITCHER® UHC™ ACEx™ MICROWIRE™ SMART START™ UltraFET® FASTr™ Bottomless™ OPTOLOGIC® VCX™ SPM™ CoolFET™ FRFET™ OPTOPLANAR™ GlobalOptoisolator™ STAR\*POWER™ CROSSVOLT™ PACMAN™ DenseTrench™ GTO™ РОР™ Stealth™ SuperSOT™-3 DOME™ HiSeC™ Power247™ I<sup>2</sup>CTM SuperSOT™-6 EcoSPARK™ PowerTrench ® SuperSOT™-8 E<sup>2</sup>CMOS<sup>TM</sup> ISOPLANAR™ QFET™ QS™ SyncFET™ EnSigna™ LittleFET™ TinyLogic™ FACT™ MicroFET™ QT Optoelectronics™ FACT Quiet Series™ MicroPak™ TruTranslation™ Quiet Series™

STAR\*POWER is used under license

#### DISCLAIMER

FAIRCHILD SEMICONDUCTOR RESERVES THE RIGHT TO MAKE CHANGES WITHOUT FURTHER NOTICE TO ANY PRODUCTS HEREIN TO IMPROVE RELIABILITY, FUNCTION OR DESIGN. FAIRCHILD DOES NOT ASSUME ANY LIABILITY ARISING OUT OF THE APPLICATION OR USE OF ANY PRODUCT OR CIRCUIT DESCRIBED HEREIN; NEITHER DOES IT CONVEY ANY LICENSE UNDER ITS PATENT RIGHTS, NOR THE RIGHTS OF OTHERS.

#### LIFE SUPPORT POLICY

FAIRCHILD'S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS WITHOUT THE EXPRESS WRITTEN APPROVAL OF FAIRCHILD SEMICONDUCTOR CORPORATION. As used herein:

- 1. Life support devices or systems are devices or systems which, (a) are intended for surgical implant into the body, or (b) support or sustain life, or (c) whose failure to perform when properly used in accordance with instructions for use provided in the labeling, can be reasonably expected to result in significant injury to the
- A critical component is any component of a life support device or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness.

### PRODUCT STATUS DEFINITIONS

#### **Definition of Terms**

Datasheet Identification	Product Status	Definition				
Advance Information Formative or In Design		This datasheet contains the design specifications for product development. Specifications may change in any manner without notice.				
Preliminary First Production		This datasheet contains preliminary data, and supplementary data will be published at a later date. Fairchild Semiconductor reserves the right to make changes at any time without notice in order to improve design.				
No Identification Needed	Full Production	This datasheet contains final specifications. Fairchild Semiconductor reserves the right to make changes at any time without notice in order to improve design.				
Obsolete	Not In Production	This datasheet contains specifications on a product that has been discontinued by Fairchild semiconductor. The datasheet is printed for reference information only.				