

NDS0610

P-Channel Enhancement Mode Field Effect Transistor


General Description


These P-Channel enhancement mode field effect transistors are produced using Fairchild's proprietary, high cell density, DMOS technology. This very high density process has been designed to minimize onstate resistance, provide rugged and reliable performance and fast switching. They can be used, with a minimum of effort, in most applications requiring up to 120mA DC and can deliver current up to 1A.

This product is particularly suited to low voltage applications requiring a low current high side switch.

Features

- -0.12A, -60V. $R_{DS(ON)} = 10 \Omega @ V_{GS} = -10 V$ $R_{DS(ON)} = 20 \Omega @ V_{GS} = -4.5 V$
- · Voltage controlled p-channel small signal switch
- High density cell design for low R_{DS(ON)}
- High saturation current





Absolute Maximum Ratings T_A=25°C unless otherwise noted

Symbol	Parameter	Ratings	Units
V _{DSS}	Drain-Source Voltage	-60	V
V _{GSS}	Gate-Source Voltage	±20	V
I _D	Drain Current - Continuous (Note 1)	-0.12	Α
	– Pulsed	-1	
P _D	Maximum Power Dissipation (Note 1)	0.36	W
	Derate Above 25°C	2.9	mW/°C
T _J , T _{STG}	Operating and Storage Junction Temperature Range	-55 to +150	°C
TL	Maximum Lead Temperature for Soldering Purposes, 1/16" from Case for 10 Seconds	300	°C

Thermal Characteristics

R _{eJA} Thermal Resistance, Junction-to-Ambient	(Note 1)	350	°C/W
--	----------	-----	------

Package Marking and Ordering Information

Device Marking	Device	Reel Size	Tape width	Quantity
610	NDS0610	7"	8mm	3000 units

Symbol	Parameter	Test Conditions	Min	Тур	Max	Units
Off Chara	acteristics					
BV _{DSS}	Drain-Source Breakdown Voltage	$V_{GS} = 0 \text{ V}, \qquad I_{D} = -10 \mu\text{A}$	-60			V
<u>ΔBV_{DSS}</u> ΔT _J	Breakdown Voltage Temperature Coefficient	$I_D = -10 \mu A$, Referenced to 25°C		-53		mV/°C
I _{DSS}	Zero Gate Voltage Drain Current	$V_{DS} = -48 \text{ V}, V_{GS} = 0 \text{ V}$			-1	μΑ
		V _{DS} = -48 V,V _{GS} = 0 V T _J = 125°C			-200	μΑ
I _{GSS}	Gate-Body Leakage.	$V_{GS} = \pm 20 \text{ V}, V_{DS} = 0 \text{ V}$			±10	nA
On Chara	acteristics (Note 2)					
V _{GS(th)}	Gate Threshold Voltage	$V_{DS} = V_{GS}$, $I_D = -1 \text{ mA}$	-1	-1.7	-3.5	V
$\frac{\Delta V_{GS(th)}}{\Delta T_J}$	Gate Threshold Voltage Temperature Coefficient	I _D = −1 mA,Referenced to 25°C		3		mV/°C
R _{DS(on)}	Static Drain–Source On–Resistance	$V_{GS} = -10 \text{ V}, I_D = -0.5 \text{ A}$ $V_{GS} = -4.5 \text{ V}, I_D = -0.25 \text{ A}$ $V_{GS} = -10 \text{ V}, I_D = -0.5 \text{ A}, T_J = 125^{\circ}\text{C}$		1.0 1.3 1.7	10 20 16	Ω
I _{D(on)}	On-State Drain Current	$V_{GS} = -10 \text{ V}, V_{DS} = -10 \text{ V}$	-0.6			Α
g _{FS}	Forward Transconductance	$V_{DS} = -10V$, $I_{D} = -0.1 \text{ A}$	70	430		mS
Dynamic	Characteristics					
C _{iss}	Input Capacitance	$V_{DS} = -25 \text{ V}, V_{GS} = 0 \text{ V},$		79		pF
C _{oss}	Output Capacitance	f = 1.0 MHz		10		pF
C _{rss}	Reverse Transfer Capacitance			4		pF
R_{G}	Gate Resistance	$V_{GS} = -15 \text{ mV}, f = 1.0 \text{ MHz}$		10		Ω
Switchin	g Characteristics (Note 2)					
t _{d(on)}	Turn-On Delay Time	$V_{DD} = -25 \text{ V}, I_D = -0.12 \text{ A},$		2.5	5	ns
t _r	Turn-On Rise Time	$V_{GS} = -10 \text{ V}, R_{GEN} = 6 \Omega$		6.3	12.6	ns
t _{d(off)}	Turn-Off Delay Time			10	15	ns
t _f	Turn-Off Fall Time			7.5	15	ns
Q_g	Total Gate Charge	$V_{DS} = -48 \text{ V}, I_{D} = -0.5 \text{ A},$		1.8	2.5	nC
Q _{gs}	Gate-Source Charge	V _{GS} = -10 V		0.3		nC
Q_{gd}	Gate-Drain Charge			0.4		nC
Drain-Sc	ource Diode Characteristics	and Maximum Ratings				
Is	Maximum Continuous Drain-Source				-0.24	Α
V _{SD}	Drain–Source Diode Forward Voltage	$V_{GS} = 0 \text{ V}, \qquad I_{S} = -0.24 \text{ A(Note 2)}$		-0.8	-1.5	V
t _{rr}	Diode Reverse Recovery Time	$I_F = -0.5A$		17		nS
Q _{rr}	Diode Reverse Recovery Charge	$d_{iF}/d_t = 100 \text{ A/}\mu\text{s}$ (Note 2)		15		nC

Notes

1. $R_{\theta,JA}$ is the sum of the junction-to-case and case-to-ambient thermal resistance where the case thermal reference is defined as the solder mounting surface of the drain pins. $R_{\theta,JC}$ is guaranteed by design while $R_{\theta,CA}$ is determined by the user's board design.



a) 350°C/W when mounted on a minimum pad..

Scale 1 : 1 on letter size paper

2. Pulse Test: Pulse Width \leq 300 μ s, Duty Cycle \leq 2.0%

Typical Characteristics




Figure 1. On-Region Characteristics.




Figure 3. On-Resistance Variation with Temperature.




Figure 5. Transfer Characteristics.




Figure 2. On-Resistance Variation with Drain Current and Gate Voltage.




Figure 4. On-Resistance Variation with Gate-to-Source Voltage.





Figure 6. Body Diode Forward Voltage Variation with Source Current and Temperature.

Typical Characteristics








Figure 7. Gate Charge Characteristics.








Figure 9. Maximum Safe Operating Area.

Figure 10. Single Pulse Maximum Power Dissipation.




Figure 11. Transient Thermal Response Curve.

Thermal characterization performed using the conditions described in Note 1a. Transient thermal response will change depending on the circuit board design.

TRADEMARKS

The following are registered and unregistered trademarks Fairchild Semiconductor owns or is authorized to use and is not intended to be an exhaustive list of all such trademarks.

ACEx™	FACT™	ImpliedDisconnect™	PACMAN™	SPM™
ActiveArray™	FACT Quiet Series™	ISOPLANAR™	POP™	Stealth™
Bottomless™	FAST®	LittleFET™	Power247™	SuperSOT™-3
CoolFET™	FASTr™	MicroFET™	PowerTrench®	SuperSOT™-6
CROSSVOLT™	FRFET™	MicroPak™	QFET™	SuperSOT™-8
DOME™	GlobalOptoisolator™	MICROWIRE™	QS™	SyncFET™
EcoSPARK™	GTO™	MSX™	QT Optoelectronics™	TinyLogic™
E^2CMOS^{TM}	HiSeC™	MSXPro™	Quiet Series™	TruTranslation™
EnSigna™	I ² C TM	OCX™	RapidConfigure™	UHC™
		OCXPro™	RapidConnect™	UltraFET [®]
Across the board	. Around the world.™	OPTOLOGIC®	SILENT SWITCHER®	VCX™
The Power Francl	nise™	OPTOPLANAR™	SMART START™	

DISCLAIMER

FAIRCHILD SEMICONDUCTOR RESERVES THE RIGHT TO MAKE CHANGES WITHOUT FURTHER NOTICE TO ANY PRODUCTS HEREIN TO IMPROVE RELIABILITY, FUNCTION OR DESIGN. FAIRCHILD DOES NOT ASSUME ANY LIABILITY ARISING OUT OF THE APPLICATION OR USE OF ANY PRODUCT OR CIRCUIT DESCRIBED HEREIN; NEITHER DOES IT CONVEY ANY LICENSE UNDER ITS PATENT RIGHTS, NOR THE RIGHTS OF OTHERS.

LIFE SUPPORT POLICY

FAIRCHILD'S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS WITHOUT THE EXPRESS WRITTEN APPROVAL OF FAIRCHILD SEMICONDUCTOR CORPORATION. As used herein:

- 1. Life support devices or systems are devices or systems which, (a) are intended for surgical implant into the body, or (b) support or sustain life, or (c) whose failure to perform when properly used in accordance with instructions for use provided in the labeling, can be reasonably expected to result in significant injury to the
- 2. A critical component is any component of a life support device or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness.

PRODUCT STATUS DEFINITIONS

Definition of Terms

Datasheet Identification	Product Status	Definition
Advance Information	Formative or In Design	This datasheet contains the design specifications for product development. Specifications may change in any manner without notice.
Preliminary	First Production	This datasheet contains preliminary data, and supplementary data will be published at a later date. Fairchild Semiconductor reserves the right to make changes at any time without notice in order to improve design.
No Identification Needed	Full Production	This datasheet contains final specifications. Fairchild Semiconductor reserves the right to make changes at any time without notice in order to improve design.
Obsolete	Not In Production	This datasheet contains specifications on a product that has been discontinued by Fairchild semiconductor. The datasheet is printed for reference information only.