

## CMOS Analog Switches

### Features

- $\pm 15\text{-V}$  Input Range
- Low  $r_{DS(on)}$ :  $30\ \Omega$
- Single Supply Operation
- Pin and Function Compatible with the JFET DG180 Family

### Benefits

- Full Rail-to-Rail Analog Signal Range
- Minimizes Signal Error
- Low Power Dissipation

### Applications

- Low Level Switching Circuits
- Programmable Gain Amplifiers
- Portable and Battery Powered Systems

### Description

The DG381A–DG390A series of monolithic CMOS analog switches was designed for applications in instrumentation, communications, and process control. This series is suited for applications requiring fast switching and nearly flat on-resistance over the entire voltage range.

Designed on Siliconix' PLUS-40 CMOS process, these devices achieve low power consumption (3.5 mW typical) and excellent on/off switch performance. These switches


are ideal for battery powered applications, without sacrificing switching speed. Break-before-make switching action is guaranteed, and an epitaxial layer prevents latchup. Single supply operation is allowed by connecting the V<sub>-</sub> rail to 0 V.

Each switch conducts equally well in both directions when on, and blocks up to the supply voltage when off. These switches are CMOS and quasi TTL logic compatible.

### Functional Block Diagram and Pin Configuration

**DG381A**

Dual-In-Line



Top View


**Truth Table**

Logic	Switch
0	ON
1	OFF

Logic "0"  $\leq 0.8\text{ V}$   
Logic "1"  $\geq 4\text{ V}$

Updates to this data sheet may be obtained via facsimile by calling Siliconix FaxBack, 1-408-970-5600. Please request FaxBack document #70048.



## Functional Block Diagram and Pin Configuration (Cont'd)



**Truth Table**

Logic	Switch
0	OFF
1	ON

Logic "0" ≤ 0.8 V  
Logic "1" ≥ 4 V




**Truth Table**

Logic	SW <sub>1</sub>	SW <sub>2</sub>
0	ON	OFF
1	OFF	ON

Logic "0" ≤ 0.8 V  
Logic "1" ≥ 4 V

## Functional Block Diagram and Pin Configuration (Cont'd)



Truth Table		
Logic	SW <sub>1</sub> , SW <sub>2</sub>	SW <sub>3</sub> , SW <sub>4</sub>
0	OFF	ON
1	ON	OFF

Logic "0" ≤ 0.8 V  
Logic "1" ≥ 4 V

## Ordering Information

Temp Range	Package	Part Number	
<b>DG381A</b>			
0 to 70°C	14-Pin Plastic DIP	DG381ACJ	
-55 to 125°C	14-Pin CerDIP	DG381AAK/883	
<b>DG384A</b>			
0 to 70°C	16-Pin Plastic DIP	DG384ACJ	
-55 to 125°C	16-Pin CerDIP	DG384AAK/883	
<b>DG387A</b>			
0 to 70°C	14-Pin Plastic DIP	DG387ACJ	
-55 to 125°C	14-Pin CerDIP	DG387AAK/883	
	10-Pin Metal Can	DG387AAA/883	
<b>DG390A</b>			
0 to 70°C	16-Pin Plastic DIP	DG390ACJ	
-25 to 85°C	16-Pin CerDIP	DG390ABK	
-55 to 125°C		DG390AAK	
		DG390AAK/883	

## Absolute Maximum Ratings

### Voltages Referenced to V-

V<sub>+</sub> ..... 44 V

GND ..... 25 V

Digital Inputs<sup>a</sup>, V<sub>S</sub>, V<sub>D</sub> ..... (V-) -2 V to (V+) +2V or  
30 mA, whichever occurs first

Current, Any Terminal Except S or D ..... 30 mA

Continuous Current, S or D ..... 30 mA

(Pulsed at 1 ms, 10% duty cycle max) ..... 100 mA

Storage Temperature (AAA, AAK, ACK Suffix) ... -65 to 150°C  
(ACJ Suffix) ..... -65 to 125°C

### Power Dissipation<sup>b</sup>

14-Pin Plastic DIP<sup>d</sup> ..... 470 mW

14-Pin CerDIP<sup>c</sup> ..... 825 mW

10-Pin Metal Can<sup>e</sup> ..... 450 mW

### Notes:

- a. Signals on S<sub>X</sub>, D<sub>X</sub>, or IN<sub>X</sub> exceeding V<sub>+</sub> or V<sub>-</sub> will be clamped by internal diodes. Limit forward diode current to maximum current ratings.
- b. All leads welded or soldered to PC Board.
- c. Derate 11 mW/°C above 75°C
- d. Derate 6.5 mW/°C above 25°C
- e. Derate 6 mW/°C above 75°C

## Schematic Diagram (Typical Channel)




Figure 1.







## Specifications<sup>a</sup>

Parameter	Symbol	Test Conditions Unless Otherwise Specified $V_+ = 15 \text{ V}$ , $V_- = -15 \text{ V}$ $V_{IN} = 0.8 \text{ V}$ or $4 \text{ V}^f$	Temp <sup>b</sup>	Typ <sup>c</sup>	A Suffix -55 to 125°C		B, C Suffix 0 to 70°C -25 to 85°C		Unit
					Min <sup>d</sup>	Max <sup>d</sup>	Min <sup>d</sup>	Max <sup>d</sup>	
<b>Analog Switch</b>									
Analog Signal Range <sup>e</sup>	$V_{ANALOG}$		Full		-15	15	-15	15	V
Drain-Source On-Resistance	$r_{DS(on)}$	$V_D = \pm 10 \text{ V}$ , $I_S = -10 \text{ mA}$	Room Full	30		50 75		50 75	$\Omega$
Source Off Leakage Current	$I_{S(off)}$	$V_S = \pm 14 \text{ V}$ , $V_D = \mp 14 \text{ V}$	Room Hot	$\pm 0.1$	-1 -100	1 100	-5 -100	5 100	nA
Drain Off Leakage Current	$I_{D(off)}$	$V_S = \pm 14 \text{ V}$ , $V_D = \mp 14 \text{ V}$	Room Hot	$\pm 0.1$	-1 -100	1 100	-5 -100	5 100	
Drain On Leakage Current	$I_{D(on)}$	$V_D = V_S = \pm 14 \text{ V}$	Room Hot	$\pm 0.1$	-11 -100	1 100	-5 -100	5 100	
<b>Digital Control</b>									
Input Current with Input Voltage High	$I_{INH}$	$V_{IN} = 5 \text{ V}$	Room Full	-0.001	-1 -1		-1		$\mu\text{A}$
		$V_{IN} = 15 \text{ V}$	Room Full	0.001		1 1		1	
Input Current with Input Voltage Low	$I_{INL}$	$V_{IN} = 0 \text{ V}$	Room Full	-0.001	-1 -1		-1		
<b>Dynamic Characteristics</b>									
Turn-On Time	$t_{ON}$	See Figure 2	Room	150		300			ns
Turn-Off Time	$t_{OFF}$		Room	130		250			
Break-Before-Make Time	$t_{OPEN}$	See Figure 3	Room	50					
Charge Injection	$Q$	$C_L = 0.01 \mu\text{F}$ , $R_{gen} = 0 \Omega$ , $V_{gen} = 0 \text{ V}$	Room	10					pC
Source-Off Capacitance	$C_{S(off)}$	$f = 1 \text{ MHz}$ ; $V_S$ , $V_D = 0 \text{ V}$	Room	14					pF
Drain-Off Capacitance	$C_{D(off)}$		Room	14					
Channel-On Capacitance	$C_{D(on)}$		Room	40					
Input Capacitance	$C_{IN}$	$f = 1 \text{ MHz}$	$V_{IN} = 0 \text{ V}$	Room	6				dB
			$V_{IN} = 15 \text{ V}$	Room	7				
Off-Isolation	OIRR	$V_{IN} = 0 \text{ V}$ , $R_L = 1 \text{ k}\Omega$ $V_S = 1 \text{ V}_{rms}$ , $f = 500 \text{ kHz}$	Room	62					
Crosstalk (Channel-to-Channel)	X <sub>TALK</sub>		Room	74					
<b>Power Supplies</b>									
Positive Supply Current	$I_+$	$V_{IN} = 4 \text{ V}$ (One Input) (All Others = 0)	Room Full	0.23		0.5 1.0		1	$\mu\text{A}$
Negative Supply Current	$I_-$		Room Full	-0.001	-10 -100		-100		
Positive Supply Current	$I_+$	$V_{IN} = 0.8 \text{ V}$ (All Inputs)	Room Full	0.001		10 100		100	
Negative Supply Current	$I_-$		Room Full	-0.001	-10 -100		-100		







Notes:

- a. Refer to PROCESS OPTION FLOWCHART.
- b. Room = 25°C, Full = as determined by the operating temperature suffix.
- c. Typical values are for DESIGN AID ONLY, not guaranteed nor subject to production testing.
- d. The algebraic convention whereby the most negative value is a minimum and the most positive a maximum, is used in this data sheet.
- e. Guaranteed by design, not subject to production test.
- f.  $V_{IN}$  = input voltage to perform proper function.

## Typical Characteristics



## Typical Characteristic (Cont'd)



## Test Circuits





Figure 2. Switching Time





Figure 3. Break-Before-Make SPDT (DG301A, DG303A)






Figure 4. Charge Injection

## Applications

The DG381A series of analog switches will switch positive analog signals while using a single positive supply. This allows their use in applications where only one supply is available. The trade-offs or performance given up while using single supplies are: 1) increased  $r_{DS(on)}$ , 2) slower switching speed. Typical curves for aid in designing with single supplies are supplied (see Typical Characteristics). The analog voltage should not go above or below the supply voltages which in single operation are V+ and 0 V.

In the integrator of Figure 4,  $R_D$  controls the discharge rate of the capacitor so that the pulsed or continuous current ratings are not exceeded. During reset SW<sub>1</sub> is closed and SW<sub>2</sub> is open. Opening SW<sub>2</sub> with SW<sub>1</sub> also open will hold the integrator output at its present value.



**Figure 5.** Integrator with Reset and Start/Stop