


# 5.0V OR 3.3V, 1 Mbit (128 Kb x 8) ZEROPOWER® SRAM

# **FEATURES SUMMARY**

- INTEGRATED, ULTRA LOW POWER SRAM, POWER-FAIL CONTROL CIRCUIT, and BATTERY
- CONVENTIONAL SRAM OPERATION;
   UNLIMITED WRITE CYCLES
- 10 YEARS OF DATA RETENTION IN THE ABSENCE OF POWER
- MICROPROCESSOR POWER-ON RESET (RESET VALID EVEN DURING BATTERY BACK-UP MODE)
- BATTERY LOW PIN PROVIDES WARNING OF BATTERY END-OF-LIFE
- AUTOMATIC POWER-FAIL CHIP DESELECT and WRITE PROTECTION
- WRITE PROTECT VOLTAGES (V<sub>PFD</sub> = Power-fail Deselect Voltage):
  - M48Z129Y: V<sub>CC</sub> = 4.5 to 5.5V
     4.2V ≤ V<sub>PFD</sub> ≤ 4.5V
  - M48Z129V:  $V_{CC} = 3.0 \text{ to } 3.6V$ 2.7V  $\leq V_{PFD} \leq 3.0V$
- SELF-CONTAINED BATTERY IN THE CAPHAT™ DIP PACKAGE
- PIN and FUNCTION COMPATIBLE WITH JEDEC STANDARD 128K x 8 SRAMs

Figure 1. 32-pin PMDIP Module



April 2003 1/17

Rev. 4.0

<sup>\*</sup> Contact Local Sales Office

# **TABLE OF CONTENTS**

SUMMARY DESCRIPTION	3
Figure 2. Logic Diagram	3
Table 1. Signal Names	3
Figure 3. DIP Connections	
Figure 4. Block Diagram	4
MAXIMUM RATING	4
Table 2. Absolute Maximum Ratings	4
DC AND AC PARAMETERS	5
Table 3. Operating and AC Measurement Conditions	5
Figure 5. AC Testing Load Circuit	
Table 4. Capacitance	5
Table 5. DC Characteristics	6
OPERATION MODES	6
Table 6. Operating Modes	6
READ Mode	7
Figure 6. Address Controlled, READ Mode AC Waveforms	7
Figure 7. Chip Enable or Output Enable Controlled, READ Mode AC Waveforms	
Table 7. READ Mode AC Characteristics	8
WRITE Mode	9
Figure 8. WRITE Enable Controlled, WRITE Mode AC Waveform	9
Figure 9. Chip Enable Controlled, WRITE Mode AC Waveforms	
Table 8. WRITE Mode AC Characteristics	10
Data Retention Mode	11
Figure 10. Power Down/Up Mode AC Waveforms	11
Table 9. Power Down/Up AC Characteristics	
Table 10. Power Down/Up Trip Points DC Characteristics	12
V <sub>CC</sub> Noise And Negative Going Transients	13
Figure 11. Supply Voltage Protection	13
PACKAGE MECHANICAL INFORMATION	14
PART NUMBERING	15
DEVISION HISTORY	16


47/

# SUMMARY DESCRIPTION

The M48Z129Y/V ZEROPOWER<sup>®</sup> SRAM is a 1,048,576 bit non-volatile static RAM organized as 131,072 words by 8 bits. The device combines an internal lithium battery, a CMOS SRAM and a control circuit in a plastic 32-pin DIP Module. The

M48Z129Y/V directly replaces industry standard 128K x 8 SRAM. It also provides the non-volatility of FLASH without any requirement for special WRITE timing or limitations on the number of WRITEs that can be performed.

Figure 2. Logic Diagram



**Table 1. Signal Names** 

A0-A16	Address Inputs
DQ0-DQ7	Data Inputs / Outputs
Ē	Chip Enable
G	Output Enable
W	WRITE Enable
RST	Reset Output (Open Drain)
BL	Battery Low Output (Open Drain)
V <sub>CC</sub>	Supply Voltage
V <sub>SS</sub>	Ground

Figure 3. DIP Connections





Figure 4. Block Diagram



# **MAXIMUM RATING**

Stressing the device above the rating listed in the "Absolute Maximum Ratings" table may cause permanent damage to the device. These are stress ratings only and operation of the device at these or any other conditions above those indicated in the Operating sections of this specification is

not implied. Exposure to Absolute Maximum Rating conditions for extended periods may affect device reliability. Refer also to the STMicroelectronics SURE Program and other relevant quality documents.

**Table 2. Absolute Maximum Ratings** 

Symbol	Parameter	Value	Unit
T <sub>A</sub>	Ambient Operating Temperature	0 to 70	°C
T <sub>STG</sub>	Storage Temperature (V <sub>CC</sub> Off, Oscillator Off)	-40 to 85	°C
T <sub>SLD</sub> <sup>(1)</sup>	Lead Solder Temperature for 10 seconds	260	°C
V <sub>IO</sub>	Input or Output Voltages	-0.3 to 7	V
V <sub>CC</sub>	Supply Voltage	-0.3 to 7	V
lo	Output Current	20	mA
P <sub>D</sub>	Power Dissipation	1	W

Note: 1. Soldering temperature not to exceed 260°C for 10 seconds (total thermal budget not to exceed 150°C for longer than 30 seconds).

CAUTION: Negative undershoots below -0.3V are not allowed on any pin while in the Battery Back-up mode.

#### DC AND AC PARAMETERS

This section summarizes the operating and measurement conditions, as well as the DC and AC characteristics of the device. The parameters in the following DC and AC Characteristic tables are derived from tests performed under the Measure-


ment Conditions listed in the relevant tables. Designers should check that the operating conditions in their projects match the measurement conditions when using the quoted parameters.

**Table 3. Operating and AC Measurement Conditions** 

Parameter	M48Z129Y	M48Z129V	Unit
Supply Voltage (V <sub>CC</sub> )	4.5 to 5.5	3.0 to 3.6	V
Ambient Operating Temperature (T <sub>A</sub> )	0 to 70	0 to 70	°C
Load Capacitance (C <sub>L</sub> )	100	50	pF
Input Rise and Fall Times	≤ 5	≤ 5	ns
Input Pulse Voltages	0 to 3	0 to 3	V
Input and Output Timing Ref. Voltages	1.5	1.5	V

Note: Output Hi-Z is defined as the point where data is no longer driven.

Figure 5. AC Testing Load Circuit



Note: 1. 50pF for M48Z129V (3.3V).

**Table 4. Capacitance** 

Symbol	Parameter <sup>(1,2)</sup>	Min	Max	Unit
C <sub>IN</sub>	Input Capacitance		10	pF
C <sub>IO</sub> (3)	Input / Output Capacitance		10	pF

Note: 1. Effective capacitance measured with power supply at 5V; sampled only, not 100% tested.

- 2. At 25°C, f = 1MHz.
- 3. Outputs deselected.



**Table 5. DC Characteristics** 

				M48Z129Y		M48Z129V	
Sym	Parameter	Test Condition <sup>(1)</sup>		-70		-85	
			Min	Max	Min	Max	
ILI	Input Leakage Current	$0V \le V_{IN} \le V_{CC}$		±1		±1	μΑ
I <sub>LO</sub> <sup>(2)</sup>	Output Leakage Current	$0V \le V_{OUT} \le V_{CC}$		±1		±1	μΑ
Icc	Supply Current	Outputs open		95		50	mA
I <sub>CC1</sub>	Supply Current (Standby) TTL	E = V <sub>IH</sub>		7		4	mA
I <sub>CC2</sub>	Supply Current (Standby) CMOS	$\overline{E} = V_{CC} - 0.2V$		4		3	mA
VIL	Input Low Voltage		-0.3	0.8	-0.3	0.6	V
V <sub>IH</sub>	Input High Voltage		2.2	V <sub>CC</sub> + 0.3	2.2	V <sub>CC</sub> + 0.3	V
V <sub>OL</sub>	Output Low Voltage	I <sub>OL</sub> = 2.1mA		0.4		0.4	V
V <sub>OH</sub>	Output High Voltage	I <sub>OH</sub> = -1mA	2.4		2.2		V

Note: 1. Valid for Ambient Operating Temperature:  $T_A = 0$  to  $70^{\circ}C$ ;  $V_{CC} = 4.5$  to 5.5V or 3.0 to 3.6V (except where noted).

# **OPERATION MODES**

The M48Z129Y/V also has its own Power-Fail Detect circuit. This control circuitry constantly monitors the supply voltage for an out of tolerance condition. When V<sub>CC</sub> is out of tolerance, the circuit write protects the SRAM, providing data security in

the midst of unpredictable system operation. As  $V_{CC}$  falls, the control circuitry automatically switches to the battery, maintaining data until valid power is restored.

**Table 6. Operating Modes** 

Mode	V <sub>CC</sub>	E	G	w	DQ0-DQ7	Power
Deselect		V <sub>IH</sub>	Х	Х	High Z	Standby
WRITE	4.5 to 5.5V	V <sub>IL</sub>	Х	V <sub>IL</sub>	D <sub>IN</sub>	Active
READ	or 3.0to 3.6V	V <sub>IL</sub>	V <sub>IL</sub>	V <sub>IH</sub>	D <sub>OUT</sub>	Active
READ		V <sub>IL</sub>	V <sub>IH</sub>	V <sub>IH</sub>	High Z	Active
Deselect	V <sub>SO</sub> to V <sub>PFD</sub> (min) <sup>(1)</sup>	Х	Х	Х	High Z	CMOS Standby
Deselect	≤ V <sub>SO</sub> <sup>(1)</sup>	Х	Х	Х	High Z	Battery Back-up Mode

Note:  $X = V_{IH} \text{ or } V_{IL}$ ;  $V_{SO} = \text{Battery Back-up Switchover Voltage.}$ 

47/

<sup>2.</sup> Outputs deselected.

<sup>1.</sup> See Table 10, page 12 for details.


#### **READ Mode**

The M48Z129Y/V is in the READ Mode whenever  $\overline{W}$  (WRITE Enable) is high and  $\overline{E}$  (Chip Enable) is low. The unique address specified by the 17 address inputs defines which one of the 131,072 bytes of data is to be accessed. Valid data will be available at the Data I/O pins within  $t_{AVQV}$  (Address Access Time) after the last address input signal is stable, providing the  $\overline{E}$  and  $\overline{G}$  access times are also satisfied. If the  $\overline{E}$  and  $\overline{G}$  access times are not met, valid data will be available after

the latter of the Chip Enable Access Times ( $t_{ELQV}$ ) or Output Enable Access Time ( $t_{GLQV}$ ).


The state of the eight three-state Data I/O signals is controlled by  $\overline{E}$  and  $\overline{G}$ . If the outputs are activated before  $t_{AVQV}$ , the data lines will be driven to an indeterminate state until  $t_{AVQV}$ . If the Address Inputs are changed while  $\overline{E}$  and  $\overline{G}$  remain active, output data will remain valid for  $t_{AXQX}$  (Output Data Hold Time) but will go indeterminate until the next Address Access.

Figure 6. Address Controlled, READ Mode AC Waveforms



Note: Chip Enable ( $\overline{E}$ ) and Output Enable ( $\overline{G}$ ) = Low, WRITE Enable ( $\overline{W}$ ) = High.

Figure 7. Chip Enable or Output Enable Controlled, READ Mode AC Waveforms



**Table 7. READ Mode AC Characteristics** 

		M48Z	129Y	M48Z		
Symbol	Parameter <sup>(1)</sup>	-70		-85		Unit
		Min	Max	Min	Max	
t <sub>AVAV</sub>	READ Cycle Time	70		85		ns
t <sub>AVQV</sub>	Address Valid to Output Valid		70		85	ns
tELQV	Chip Enable Low to Output Valid		70		85	ns
t <sub>GLQV</sub>	Output Enable Low to Output Valid		35		45	ns
t <sub>ELQX</sub> (2)	Chip Enable Low to Output Transition	5		5		ns
t <sub>GLQX</sub> <sup>(2)</sup>	Output Enable Low to Output Transition	3		5		ns
t <sub>EHQZ</sub> (2)	Chip Enable High to Output Hi-Z		30		40	ns
t <sub>GHQZ</sub> (2)	Output Enable High to Output Hi-Z		20		25	ns
t <sub>AXQX</sub>	Address Transition to Output Transition	5		5		ns

Note: 1. Valid for Ambient Operating Temperature: T<sub>A</sub> = 0 to 70°C; V<sub>CC</sub> = 4.5 to 5.5V or 3.0 to 3.6V (except where noted). 2. C<sub>L</sub> = 5pF (see Figure 5, page 5).

#### **WRITE Mode**

The M48Z129Y/V is in the WRITE Mode whenever  $\overline{W}$  (WRITE Enable) and  $\overline{E}$  (Chip Enable) are active. The start of a WRITE is referenced from the latter occurring falling edge of  $\overline{W}$  or  $\overline{E}$ . A WRITE is terminated by the earlier rising edge of  $\overline{W}$  or  $\overline{E}$ . The addresses must be held valid throughout the cycle.  $\overline{E}$  or  $\overline{W}$  must return high for a minimum of  $\overline{E}$  terminated by the earlier rising edge of  $\overline{W}$  or  $\overline{E}$ .

able prior to the initiation of another READ or WRITE cycle. Data-in must be valid t<sub>DVWH</sub> prior to the end of WRITE and remain valid for t<sub>WHDX</sub> afterward. G should be kept high during WRITE cycles to avoid bus contention; although, if the output bus has been activated by a low on E and G a low on W will disable the outputs t<sub>WLOZ</sub> after W falls.

Figure 8. WRITE Enable Controlled, WRITE Mode AC Waveform





Figure 9. Chip Enable Controlled, WRITE Mode AC Waveforms



**Table 8. WRITE Mode AC Characteristics** 

		M482	Z129Y	M48Z129V		
Symbol	Parameter <sup>(1)</sup>	_	-70		-85	
		Min	Max	Min	Max	
t <sub>AVAV</sub>	WRITE Cycle Time	70		85		ns
t <sub>AVWL</sub>	Address Valid to WRITE Enable Low	0		0		ns
tavel	Address Valid to Chip Enable Low	0		0		ns
t <sub>WLWH</sub>	WRITE Enable Pulse Width	55		65		ns
tELEH	Chip Enable Low to Chip Enable High	55		75		ns
t <sub>WHAX</sub>	WRITE Enable High to Address Transition	5		5		ns
tehax	Chip Enable High to Address Transition	15		15		ns
tDVWH	Input Valid to WRITE Enable High	30		35		ns
t <sub>DVEH</sub>	Input Valid to Chip Enable High	30		35		ns
twhox	WRITE Enable High to Input Transition	0		0		ns
t <sub>EHDX</sub>	Chip Enable High to Input Transition	10		15		ns
t <sub>WLQZ</sub> (2,3)	WRITE Enable Low to Output Hi-Z		25		30	ns
t <sub>AVWH</sub>	Address Valid to WRITE Enable High	65		75		ns
taveh	Address Valid to Chip Enable High	65		75		ns
t <sub>WHQX</sub> (2,3)	WRITE Enable High to Output Transition	5		5		ns

Note: 1. Valid for Ambient Operating Temperature: T<sub>A</sub> = 0 to 70°C; V<sub>CC</sub> = 4.5 to 5.5V or 3.0 to 3.6V (except where noted).

2. C<sub>L</sub> = 5pF (see Figure 5, page 5).

3. If E goes low simultaneously with W going low, the outputs remain in the high impedance state.

#### **Data Retention Mode**

With valid  $V_{CC}$  applied, the M48Z129Y/V operates as a conventional BYTEWIDE<sup>TM</sup> static RAM. Should the supply voltage decay, the RAM will automatically deselect, write protecting itself when  $V_{CC}$  falls between  $V_{PFD}$  (max),  $V_{PFD}$  (min) window. All outputs become high impedance and all inputs are treated as "Don't care".

**Note:** A power failure during a WRITE cycle may corrupt data at the current addressed location, but does not jeopardize the rest of the RAM's content. At voltages below V<sub>PFD</sub>(min), the memory will be in a write protected state, provided the V<sub>CC</sub> fall time is not less than t<sub>F</sub>. The M48Z129Y/V may respond to transient noise spikes on V<sub>CC</sub> that cross into the deselect window during the time the de-

vice is sampling  $V_{CC}$ . Therefore, decoupling of the power supply lines is recommended.

When  $V_{CC}$  drops below  $V_{SO}$ , the control circuit switches power to the internal battery, preserving data. The internal energy source will maintain data in the M48Z129Y/V for an accumulated period of at least 10 years at room temperature. As system power rises above  $V_{SO}$ , the battery is disconnected, and the power supply is switched to external  $V_{CC}$ . Deselect continues for  $t_{REC}$  after  $V_{CC}$  reaches  $V_{PFD}$ (max).

For more information on Battery Storage Life refer to the Application Note AN1012.

Figure 10. Power Down/Up Mode AC Waveforms




Table 9. Power Down/Up AC Characteristics

Symbol	Parameter <sup>(1)</sup>			Max	Unit
t <sub>F</sub> <sup>(2)</sup>	V <sub>PFD</sub> (max) to V <sub>PFD</sub> (min) V <sub>CC</sub> Fall Time	<sub>FD</sub> (max) to V <sub>PFD</sub> (min) V <sub>CC</sub> Fall Time			μs
t <sub>FB</sub> <sup>(3)</sup>	V <sub>PFD</sub> (min) to V <sub>SS</sub> V <sub>CC</sub> Fall Time	M48Z129Y	10		110
lFB' <sup>™</sup>	VPFD (IIIIII) to VSS VCC Faii Tillie	M48Z129V	150		μs
t <sub>R</sub>	V <sub>PFD</sub> (min) to V <sub>PFD</sub> (max) V <sub>CC</sub> Rise Time	V <sub>PFD</sub> (min) to V <sub>PFD</sub> (max) V <sub>CC</sub> Rise Time			μs
t <sub>RB</sub>	V <sub>SS</sub> to V <sub>PFD</sub> (min) V <sub>CC</sub> Rise Time		1		μs
t <sub>WPT</sub>	Write Protect Time	M48Z129Y	40	150	116
WPI	write i rotest rime	M48Z129V	40	250	μs
t <sub>REC</sub>	V <sub>PFD</sub> (max) to RST High		40	200	ms

Note: 1. Valid for Ambient Operating Temperature: T<sub>A</sub> = 0 to 70°C; V<sub>CC</sub> = 4.5 to 5.5V or 3.0 to 3.6V (except where noted).

Table 10. Power Down/Up Trip Points DC Characteristics

Symbol	Parameter <sup>(1,2)</sup>		Min	Тур	Max	Unit
V <sub>PFD</sub>	Power-fail Deselect Voltage	M48Z129Y	4.2	4.35	4.5	V
		M48Z129V	2.7	2.9	3.0	V
V <sub>SO</sub>	Battery Back-up Switchover Voltage	M48Z129Y		3.0		V
VSO	M48Z129V	M48Z129V		2.45		V
t <sub>DR</sub> <sup>(3)</sup>	Expected Data Retention Time		10			YEARS

Note: 1. All voltages referenced to  $V_{SS}$ .

3. At 25°C, V<sub>CC</sub> = 0V.

V<sub>PFD</sub> (max) to V<sub>PFD</sub> (min) fall time of less than tF may result in deselection/write protection not occurring until 200µs after V<sub>CC</sub> passes V<sub>PFD</sub> (min).

<sup>3.</sup>  $V_{PFD}$  (min) to  $V_{SS}$  fall time of less than  $t_{FB}$  may cause corruption of RAM data.


<sup>2.</sup> Valid for Ambient Operating Temperature:  $T_A = 0$  to  $70^{\circ}$ C;  $V_{CC} = 4.5$  to 5.5V or 3.0 to 3.6V (except where noted).

# **V<sub>CC</sub> Noise And Negative Going Transients**

 $I_{CC}$  transients, including those produced by output switching, can produce voltage fluctuations, resulting in spikes on the  $V_{CC}$  bus. These transients can be reduced if capacitors are used to store energy which stabilizes the  $V_{CC}$  bus. The energy stored in the bypass capacitors will be released as low going spikes are generated or energy will be absorbed when overshoots occur. A ceramic bypass capacitor value of  $0.1\mu F$  (as shown in Figure 11) is recommended in order to provide the needed filtering.


In addition to transients that are caused by normal SRAM operation, power cycling can generate negative voltage spikes on  $V_{CC}$  that drive it to values below  $V_{SS}$  by as much as one volt. These negative spikes can cause data corruption in the SRAM while in battery backup mode. To protect from these voltage spikes, it is recommended to connect a schottky diode from  $V_{CC}$  to  $V_{SS}$  (cathode connected to  $V_{CC}$ , anode to  $V_{SS}$ ). Schottky diode 1N5817 is recommended for through hole and MBRS120T3 is recommended for surface mount.

Figure 11. Supply Voltage Protection



# **PACKAGE MECHANICAL INFORMATION**

Figure 12. PMDIP32 – 32-pin Plastic Module DIP, Package Outline



Note: Drawing is not to scale.


Table 11. PMDIP32 – 32-pin Plastic DIP, Package Mechanical Data

Symb		mm			inches		
Зушь	Тур	Min	Max Typ Min		Max		
А		9.27	9.52		0.365	0.375	
A1		0.38	-		0.015	-	
В		0.43	0.59		0.017	0.023	
С		0.20	0.33		0.008	0.013	
D		42.42	43.18		1.670	1.700	
E		18.03	18.80		0.710	0.740	
e1		2.29	2.79		0.090	0.110	
e3		34.29	41.91		1.350	1.650	
eA		14.99	16.00		0.590	0.630	
L		3.05	3.81		0.120	0.150	
S		1.91	2.79		0.075	0.110	
N		32		32			

**77** 

# **PART NUMBERING**





TR = Tape & Reel

Note: 1. Contact Local Sales Office

For a list of available options (e.g., Speed, Package) or for further information on any aspect of this device, please contact the ST Sales Office nearest you.

# **REVISION HISTORY**

**Table 13. Document Revision History** 

Date	Rev. #	Revision Details
December 1999	1.0	First Issue
30-Mar-00	2.0	From Preliminary Data to Data Sheet
20-Jun-00	2.1	t <sub>GLQX</sub> changed for M48Z129Y (Table 7)
14-Sep-01	3.0	Reformatted; Temperature information added to tables (Table 4, 5, 7, 8, 9, 10)
29-May-02	3.1	Add countries to disclaimer
02-Apr-03	4.0	v2.2 template applied; test condition updated (Table 10)

Information furnished is believed to be accurate and reliable. However, STMicroelectronics assumes no responsibility for the consequences of use of such information nor for any infringement of patents or other rights of third parties which may result from its use. No license is granted by implication or otherwise under any patent or patent rights of STMicroelectronics. Specifications mentioned in this publication are subject to change without notice. This publication supersedes and replaces all information previously supplied. STMicroelectronics products are not authorized for use as critical components in life support devices or systems without express written approval of STMicroelectronics.

The ST logo is registered trademark of STMicroelectronics All other names are the property of their respective owners.

© 2003 STMicroelectronics - All Rights Reserved

STMicroelectronics GROUP OF COMPANIES

Australia - Brazil - Canada - China - Finland - France - Germany - Hong Kong - India - Israel - Italy - Japan - Malaysia - Malta - Morocco - Singapore - Spain - Sweden - Switzerland - United Kingdom - U.S.A.

www.st.com

